MPS high-voltage thyristor series triggering system

CN115882845BActive Publication Date: 2026-09-15BIG PAWER ELECTRICAL TECH XIANGYANG CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202211536948.X
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-12-02
Publication Date
2026-09-15
Estimated Expiration
2042-12-02

AI Technical Summary

Technical Problem

[0005]有鉴于此,有必要提供一种MPS高压可控硅串联触发系统,用于解决现有技术常因可控硅参数差异及触发磁性元件差异,导致开通时机不一致,出现过压击穿,进而整串阀组失效的问题

Benefits of technology

[0028] The beneficial effects of adopting the above technical solution are as follows: This invention discloses an MPS high-voltage thyristor series triggering system, which includes: a light-controlled receiving circuit, a waveform generation circuit, a constant current control circuit, several pulse shaping circuits, and a thyristor trigger; the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit are electrically connected in sequence; the constant current control circuit and several pulse shaping circuits are electrically connected, and the several pulse shaping circuits and the thyristor trigger are electrically connected; wherein, the light-controlled receiving circuit is used to receive light control signals and convert the light control signals into electrical control signals; the waveform generation circuit is used to generate voltage trigger pulses according to the electrical control signals; the constant current control circuit is used to convert the voltage trigger pulses into constant current electrical signals; the pulse shaping circuit is used to convert the constant current electrical signals into thyristor trigger signals; and the thyristor trigger is used to trigger the thyristor according to the thyristor trigger signals. This invention relates to an MPS high-voltage thyristor series triggering system. A light-controlled receiving circuit receives a light control signal and converts it into an electrical control signal. A waveform generation circuit generates a voltage trigger pulse based on the electrical control signal. A constant current control circuit converts the voltage trigger pulse into a constant current signal. A pulse shaping circuit converts the constant current signal into a thyristor trigger signal. Finally, the thyristor trigger signal controls the thyristor trigger to achieve thyristor triggering. This system allows for control of thyristor parameters and triggering magnetic elements, ensuring consistent start-up time and preventing the failure of the entire valve group.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115882845B_ABST
    Figure CN115882845B_ABST
Patent Text Reader

Abstract

The application discloses a kind of MPS high-voltage thyristor series trigger systems, it includes: light control receiving circuit, waveform generating circuit, constant current control circuit, several pulse shaping circuits and thyristor trigger;Light control receiving circuit, waveform generating circuit, constant current control circuit are sequentially electrically connected;Constant current control circuit and several pulse shaping circuits are electrically connected, and several pulse shaping circuits and thyristor trigger are electrically connected;Wherein, light control receiving circuit is used to receive light control signal and convert light control signal into electric control signal;Waveform generating circuit is used to generate voltage trigger pulse according to electric control signal;Constant current control circuit is used to convert voltage trigger pulse into constant current electric signal;Pulse shaping circuit is used to convert into thyristor trigger signal according to constant current electric signal;Thyristor trigger is used to trigger thyristor according to thyristor trigger signal.The MPS high-voltage thyristor series trigger system disclosed in the application can control the parameters of thyristor.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of high-voltage soft-start technology, and in particular to an MPS high-voltage thyristor series triggering system. Background Technology

[0002] High-voltage solid-state soft starters, also known as medium-high voltage solid-state soft starters, are a new type of soft starter for medium-high voltage motors. They are primarily suitable for medium-high voltage AC motors below 10kV. Employing advanced DSP control technology and power electronics, their main components are three anti-parallel thyristors connected in series between the power supply and the controlled motor, along with their electronic control circuitry. By controlling the conduction angle of the three anti-parallel thyristors using different methods, the input voltage of the controlled motor can be varied according to different requirements, thus achieving different functions.

[0003] Existing technologies typically use MPS high-voltage solid-state soft starters, which work by controlling the firing angle of the thyristors to regulate the output voltage and meet the varying current and voltage requirements during motor startup. During startup, the MPS increases the motor's terminal voltage according to a pre-set startup curve, allowing for smooth acceleration and reducing the electrical and mechanical impact on the power grid, the motor itself, and the load. Once the motor reaches normal operating speed, the bypass switch is activated, completing the startup process.

[0004] Existing trigger control systems use the same primary-side coil for synchronous control of each valve group. The advantages are good synchronization of trigger timing and high high-voltage isolation. However, the control is imprecise, and inconsistencies in the turn-on timing often occur due to differences in thyristor parameters and trigger magnetic components, leading to overvoltage breakdown and ultimately the failure of the entire valve group. Summary of the Invention

[0005] In view of this, it is necessary to provide an MPS high-voltage thyristor series triggering system to solve the problem that the existing technology often suffers from inconsistent turn-on timing due to differences in thyristor parameters and triggering magnetic components, resulting in overvoltage breakdown and ultimately failure of the entire valve group.

[0006] To address the aforementioned problems, this invention provides an MPS high-voltage thyristor series triggering system, characterized in that it comprises: a light-controlled receiving circuit, a waveform generation circuit, a constant current control circuit, several pulse shaping circuits, and a thyristor trigger; the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit are electrically connected in sequence; the constant current control circuit and several pulse shaping circuits are electrically connected, and the several pulse shaping circuits and the thyristor trigger are electrically connected.

[0007] Among them, the optical control receiving circuit is used to receive optical control signals and convert the optical control signals into electrical control signals;

[0008] Waveform generation circuit, used to generate voltage trigger pulses based on electrical control signals;

[0009] A constant current control circuit is used to convert voltage trigger pulses into constant current electrical signals;

[0010] A pulse shaping circuit is used to convert a constant current signal into a thyristor trigger signal.

[0011] A thyristor trigger is used to trigger a thyristor based on a thyristor trigger signal.

[0012] Preferably, the light-controlled receiving circuit includes an optical film RX3, a Zener diode D9, capacitors C23 and C24, resistors R12 and R13, and an amplifier U2F;

[0013] Among them, the positive terminal of Zener diode D9 is grounded, and the negative terminal of Zener diode D9 is connected to the second pin of optical film RX3; one end of capacitor C24 is grounded, and the other end of capacitor C24 is connected to the second pin of optical film RX3; one end of resistor R12 is connected to the third voltage, and the other end of resistor R12 is connected to the second pin of optical film RX3; the third and seventh pins of optical film RX3 are grounded, the sixth pin of optical film RX3 is connected to the input terminal of amplifier U2F, and the output terminal of amplifier U2F is connected to the waveform generation circuit; one end of resistor R13 is connected to the third voltage, and the other end of resistor R13 is connected to the sixth pin of optical film RX3; one end of capacitor C23 is grounded, and the other end of capacitor C23 is connected to the sixth pin of optical film RX3.

[0014] Preferably, the waveform generation circuit includes chip UB2, resistors RB7 and RB10, capacitors CB4 and CB5, and polarized capacitor C19.

[0015] One end of capacitor CB4 is connected to the sixth pin of chip UB2, and the other end of capacitor CB4 is grounded; one end of capacitor CB5 is connected to the fifth pin of chip UB2, and the other end of capacitor CB5 is grounded; the fourth pin of chip UB2 is connected to the output terminal of amplifier U2F; the second and fifth pins of chip UB2 are connected to one end of resistor RB10, and the other end of resistor RB10 is connected to the seventh pin of chip UB2; the eighth pin of chip UB2 is connected to one end of resistor RB7 and the positive terminal of memory capacitor C19, and the other end of resistor RB7 is connected to the seventh pin of chip UB2.

[0016] Preferably, the constant current control circuit includes transistors Q1, Q2, and Q3, resistors R1, R2, R4, R5, R6, and R7, and diodes D3, D6, and D7.

[0017] In this configuration, the base of transistor Q2 is connected to the third pin of chip UB2, and the base of transistor Q2 is also electrically connected to one end of resistor R5; the emitter of transistor Q2 is connected to one end of resistor R6, and the other ends of resistors R5 and R6 are grounded; the collector of transistor Q2 is connected to one end of resistors R1 and R4 respectively, the other end of resistor R1 is connected to one end of resistor R2, and the other end of resistor R4 is connected to the base of transistor Q1; the emitter of transistor Q1 is connected to the cathode of diode D3, and the anode of diode D3 is connected to the other end of resistor R2; the collector of transistor Q1 is connected to the base of transistor Q3, the collector of transistor Q3 is connected to the anode of diode D3, the emitter of transistor Q3 is connected to the anodes of diodes D6 and D7 respectively, the cathode of diode D6 is connected to the base of transistor Q3, and one end of resistor R7 is connected to the base of transistor Q3.

[0018] Preferably, the pulse shaping circuit includes a common-mode inductor T1, diodes D1 and D2, a resistor R3, and a capacitor C1;

[0019] In this configuration, the first pin of common-mode inductor T1 is connected to the negative terminal of diode D7, and the fourth pin of common-mode inductor T1 is connected to the other end of resistor R7; the second pin of common-mode inductor T1 is connected to the positive terminal of diode D1, and the third pin of common-mode inductor T1 is connected to the positive terminal of diode D2; the negative terminal of diode D1 is connected to one end of resistor R3, the negative terminal of diode D2 is connected to one end of resistor R3, one end of capacitor C1 is connected to one end of resistor R3, and the other end of capacitor C1 is connected to the other end of resistor R3; the other end of resistor R3 is connected to a silicon controlled rectifier (SCR), and the positive terminal of diode D2 is connected to a SCR.

[0020] Preferably, it also includes a power conversion circuit; the power conversion circuit is electrically connected to the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit respectively; the power conversion circuit is used to supply power to the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit.

[0021] Preferably, the power conversion circuit includes a first conversion circuit and a second conversion circuit;

[0022] The first conversion circuit is used to convert the first voltage into the second voltage; the second conversion circuit is used to convert the second voltage into the third voltage.

[0023] Preferably, the first conversion circuit includes chip U1, capacitors C11 and C15, polarized capacitors C10, C12 and C13, resistors R0 and R15, and light-emitting diode D11.

[0024] In this configuration, the first pin of chip U1 is connected to the first voltage, the positive terminals of polarized capacitors C10 and C12 are connected to the first pin of chip U1, and one end of capacitor C11 is connected to the first pin of chip U1; the third pin of chip U1 outputs the second voltage, the positive terminal of polarized capacitor C13 is connected to the third pin of chip U1; one end of capacitor C15 is connected to the third pin of chip U1, one end of resistor R0 is connected to the third pin of chip U1, the other end of resistor R0 is connected to one end of resistor R15, and the other end of resistor R15 is connected to the positive terminal of LED D11.

[0025] Preferably, the second conversion circuit includes chip U3, polarized capacitor C25, capacitors C26, C27, and C28, resistors R2 and R16, and light-emitting diode D12.

[0026] Among them, the first pin of chip U3 is connected to the second voltage, and the third pin of chip U3 is connected to the positive terminal of polarized capacitor C25, one end of capacitors C26, C27, and C28, and one end of resistor R2 respectively; the other end of resistor R2 is connected to one end of resistor R16, and the other end of resistor R16 is connected to the positive terminal of light-emitting diode D12.

[0027] Preferably, it also includes a current bus and a current bus magnetic ring; the current bus and the current bus magnetic ring are used to connect the constant current control circuit and the pulse shaping circuit.

[0028] The beneficial effects of adopting the above technical solution are as follows: This invention discloses an MPS high-voltage thyristor series triggering system, which includes: a light-controlled receiving circuit, a waveform generation circuit, a constant current control circuit, several pulse shaping circuits, and a thyristor trigger; the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit are electrically connected in sequence; the constant current control circuit and several pulse shaping circuits are electrically connected, and the several pulse shaping circuits and the thyristor trigger are electrically connected; wherein, the light-controlled receiving circuit is used to receive light control signals and convert the light control signals into electrical control signals; the waveform generation circuit is used to generate voltage trigger pulses according to the electrical control signals; the constant current control circuit is used to convert the voltage trigger pulses into constant current electrical signals; the pulse shaping circuit is used to convert the constant current electrical signals into thyristor trigger signals; and the thyristor trigger is used to trigger the thyristor according to the thyristor trigger signals. This invention relates to an MPS high-voltage thyristor series triggering system. A light-controlled receiving circuit receives a light control signal and converts it into an electrical control signal. A waveform generation circuit generates a voltage trigger pulse based on the electrical control signal. A constant current control circuit converts the voltage trigger pulse into a constant current signal. A pulse shaping circuit converts the constant current signal into a thyristor trigger signal. Finally, the thyristor trigger signal controls the thyristor trigger to achieve thyristor triggering. This system allows for control of thyristor parameters and triggering magnetic elements, ensuring consistent start-up time and preventing the failure of the entire valve group. Attached Figure Description

[0029] Figure 1 A schematic diagram of an embodiment of the MPS high-voltage thyristor series triggering system provided by the present invention;

[0030] Figure 2 A circuit diagram of an embodiment of the optical control receiving circuit provided by the present invention;

[0031] Figure 3 A circuit structure diagram of an embodiment of the waveform generation circuit provided by the present invention;

[0032] Figure 4 A circuit structure diagram of an embodiment of the constant current control circuit provided by the present invention;

[0033] Figure 5 A circuit structure diagram of an embodiment of the pulse shaping circuit provided by the present invention;

[0034] Figure 6 A circuit structure diagram of an embodiment of the first conversion circuit provided by the present invention;

[0035] Figure 7 This is a circuit diagram of an embodiment of the second conversion circuit provided by the present invention. Detailed Implementation

[0036] Preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings, which form part of this application and are used together with the embodiments of the present invention to illustrate the principles of the present invention, but are not intended to limit the scope of the present invention.

[0037] Please see Figure 1 , Figure 1 This is a schematic diagram of an embodiment of the MPS high-voltage thyristor series triggering system provided by the present invention. The present invention provides an MPS high-voltage thyristor series triggering system, characterized in that it includes: a light-controlled receiving circuit 10, a waveform generation circuit 20, a constant current control circuit 30, a plurality of pulse shaping circuits 40, and a thyristor trigger 50; the light-controlled receiving circuit 10, the waveform generation circuit 20, and the constant current control circuit 30 are electrically connected in sequence; the constant current control circuit 30 and the plurality of pulse shaping circuits 40 are electrically connected, and the plurality of pulse shaping circuits 40 and the thyristor trigger 50 are electrically connected;

[0038] Among them, the optical control receiving circuit 10 is used to receive optical control signals and convert the optical control signals into electrical control signals;

[0039] Waveform generation circuit 20 is used to generate voltage trigger pulses based on electrical control signals;

[0040] The constant current control circuit 30 is used to convert the voltage trigger pulse into a constant current signal.

[0041] The pulse shaping circuit 40 is used to convert the constant current signal into a thyristor trigger signal.

[0042] The thyristor trigger 50 is used to trigger the thyristor according to the thyristor trigger signal.

[0043] In the above embodiment, the optical control receiving circuit 10 receives the control command issued by the master controller. The control command issued by the master controller is the optical control signal, which is transmitted in the form of light. The optical control receiving circuit 10 receives the signal and completes the conversion, converting the optical signal into an electrical signal, which can be used for subsequent transmission and control, thus realizing the first step of the master control signal conversion.

[0044] The waveform generation circuit 20 converts the electrical control signal according to the set instructions to obtain a voltage trigger pulse. The required trigger pulse, i.e. the initial trigger signal, is obtained from the electrical control signal, which can be used to control the thyristor in the future.

[0045] The constant current control circuit 30 converts the voltage trigger pulse into a constant current signal to achieve constant current drive control. This ensures that when used in equipment of different specifications, there will be no risk of insufficient trigger power due to an excessive number of thyristors connected in series in the main circuit, damage to some thyristors due to quality differences and asynchronous overvoltage during operation, or excessive trigger power due to an insufficient number of thyristors connected in series in the main circuit, and gate damage and uncontrollable defects due to quality differences in some thyristors.

[0046] The pulse shaping circuit 40 converts the constant current signal into a thyristor trigger signal. It should be noted that multiple pulse shaping circuits 40 can be set as needed, while there is only one constant current control circuit 30. The constant current control circuit 30 sends constant current signals for control, thereby obtaining multiple sets of thyristor trigger signals.

[0047] The thyristor trigger 50 achieves thyristor triggering based on a constant current signal. By using a current-driven method and a trigger receiving module made of improved high-flux magnetic material, the power density and signal receiving range of the trigger signal are effectively improved to adapt to different brands and specifications of thyristor devices in different numbers, greatly improving the reliability and adaptability of the equipment.

[0048] Compared with the prior art, this embodiment provides an MPS high-voltage thyristor series triggering system, which includes: a light-controlled receiving circuit 10, a waveform generation circuit 20, a constant current control circuit 30, a plurality of pulse shaping circuits 40, and a thyristor trigger 50; the light-controlled receiving circuit 10, the waveform generation circuit 20, and the constant current control circuit 30 are electrically connected in sequence; the constant current control circuit 30 and the plurality of pulse shaping circuits 40 are electrically connected, and the plurality of pulse shaping circuits 40 and the thyristor trigger 50 are electrically connected; wherein, the light-controlled receiving circuit 10 is used to receive light control signals and convert the light control signals into electrical control signals; the waveform generation circuit 20 is used to generate voltage trigger pulses according to the electrical control signals; the constant current control circuit 30 is used to convert the voltage trigger pulses into constant current electrical signals; the pulse shaping circuits 40 are used to convert the constant current electrical signals into thyristor trigger signals; and the thyristor trigger 50 is used to trigger the thyristor according to the thyristor trigger signals. This invention relates to an MPS high-voltage thyristor series triggering system. A light control receiving circuit 10 receives a light control signal and converts it into an electrical control signal. A waveform generation circuit 20 generates a voltage trigger pulse based on the electrical control signal. A constant current control circuit 30 converts the voltage trigger pulse into a constant current signal. A pulse shaping circuit 40 converts the constant current signal into a thyristor trigger signal. Finally, the thyristor trigger signal controls the thyristor trigger 50 to achieve thyristor triggering. This system allows for control of thyristor parameters and triggering magnetic elements, ensuring consistent start-up time and preventing the failure of the entire valve group.

[0049] Please see Figure 2 , Figure 2 The circuit diagram is provided for one embodiment of the light-controlled receiving circuit of the present invention. In some embodiments of the present invention, the light-controlled receiving circuit 10 includes a light film RX3, a Zener diode D9, capacitors C23 and C24, resistors R12 and R13, and an amplifier U2F.

[0050] Among them, the positive terminal of Zener diode D9 is grounded, and the negative terminal of Zener diode D9 is connected to the second pin of optical film RX3; one end of capacitor C24 is grounded, and the other end of capacitor C24 is connected to the second pin of optical film RX3; one end of resistor R12 is connected to the third voltage, and the other end of resistor R12 is connected to the second pin of optical film RX3; the third and seventh pins of optical film RX3 are grounded, the sixth pin of optical film RX3 is connected to the input terminal of amplifier U2F, and the output terminal of amplifier U2F is connected to waveform generation circuit 20; one end of resistor R13 is connected to the third voltage, and the other end of resistor R13 is connected to the sixth pin of optical film RX3; one end of capacitor C23 is grounded, and the other end of capacitor C23 is connected to the sixth pin of optical film RX3.

[0051] In the above embodiment, the optical film RX3 is HFBR-2412, which realizes the conversion of the control optical signal into an electrical control signal. The input voltage is connected to the second pin of the optical film RX3, which is the third voltage. The sixth pin of the optical film RX3 is the output pin. After the optical control signal is converted, it is amplified by the amplifier U2F to obtain the electrical control signal, and then sent to the waveform generation circuit 20.

[0052] Please see Figure 3 , Figure 3 The circuit structure diagram of one embodiment of the waveform generation circuit provided by the present invention is shown. In some embodiments of the present invention, the waveform generation circuit 20 includes chip UB2, resistors RB7 and RB10, capacitors CB4 and CB5, and polarized capacitor C19.

[0053] One end of capacitor CB4 is connected to the sixth pin of chip UB2, and the other end of capacitor CB4 is grounded; one end of capacitor CB5 is connected to the fifth pin of chip UB2, and the other end of capacitor CB5 is grounded; the fourth pin of chip UB2 is connected to the output terminal of amplifier U2F; the second and fifth pins of chip UB2 are connected to one end of resistor RB10, and the other end of resistor RB10 is connected to the seventh pin of chip UB2; the eighth pin of chip UB2 is connected to one end of resistor RB7 and the positive terminal of memory capacitor C19, and the other end of resistor RB7 is connected to the seventh pin of chip UB2.

[0054] In the above embodiment, chip UB2 is NE555. The fourth pin of chip UB2 is an input pin, which receives the electrical control signal sent by the optical control receiving circuit 10. Chip UB2 obtains the required trigger pulse according to the electrical control signal, and outputs the trigger pulse through the third pin of chip UB2. The third pin of chip UB2 is sent to the constant current control circuit 30, and the eighth pin of chip UB2 receives the third voltage to power chip UB2.

[0055] Please see Figure 4 , Figure 4 The circuit diagram is provided for one embodiment of the constant current control circuit of the present invention. In some embodiments of the present invention, the constant current control circuit 30 includes transistors Q1, Q2, and Q3, resistors R1, R2, R4, R5, R6, and R7, and diodes D3, D6, and D7.

[0056] In this configuration, the base of transistor Q2 is connected to the third pin of chip UB2, and the base of transistor Q2 is also electrically connected to one end of resistor R5; the emitter of transistor Q2 is connected to one end of resistor R6, and the other ends of resistors R5 and R6 are grounded; the collector of transistor Q2 is connected to one end of resistors R1 and R4 respectively, the other end of resistor R1 is connected to one end of resistor R2, and the other end of resistor R4 is connected to the base of transistor Q1; the emitter of transistor Q1 is connected to the cathode of diode D3, and the anode of diode D3 is connected to the other end of resistor R2; the collector of transistor Q1 is connected to the base of transistor Q3, the collector of transistor Q3 is connected to the anode of diode D3, the emitter of transistor Q3 is connected to the anodes of diodes D6 and D7 respectively, the cathode of diode D6 is connected to the base of transistor Q3, and one end of resistor R7 is connected to the base of transistor Q3.

[0057] In the above embodiment, the base of transistor Q2 receives the voltage trigger pulse from waveform generation circuit 20, and transistor Q2 sends the trigger pulse to the base of transistor Q1. The collector of transistor Q1, through resistor R7, obtains one constant current signal. The collector of transistor Q1 also sends the signal to the base of transistor Q3. The emitter of transistor Q3 and diode D7 obtain another constant current signal. Diode D6 prevents reverse current flow. Figure 4 The A1 and A2 ports output two constant current signals, which are sent to the pulse shaping circuit 40.

[0058] Please see Figure 5 , Figure 5 The circuit structure diagram of one embodiment of the pulse shaping circuit provided by the present invention is shown. In some embodiments of the present invention, the pulse shaping circuit 40 includes a common mode inductor T1, diodes D1 and D2, resistor R3, and capacitor C1.

[0059] In this configuration, the first pin of common-mode inductor T1 is connected to the negative terminal of diode D7, and the fourth pin of common-mode inductor T1 is connected to the other end of resistor R7; the second pin of common-mode inductor T1 is connected to the positive terminal of diode D1, and the third pin of common-mode inductor T1 is connected to the positive terminal of diode D2; the negative terminal of diode D1 is connected to one end of resistor R3, the negative terminal of diode D2 is connected to one end of resistor R3, one end of capacitor C1 is connected to one end of resistor R3, and the other end of capacitor C1 is connected to the other end of resistor R3; the other end of resistor R3 is connected to SCR trigger 50, and the positive terminal of diode D2 is connected to SCR trigger 50.

[0060] In the above embodiments, the pulse shaping circuit 40 can have multiple channels, and each pulse shaping circuit 40 has the same structure. A constant current control signal is connected to the first and fourth pins of the common-mode inductor T1, and a thyristor trigger pulse is emitted through the second and third pins of the common-mode inductor T1. Figure 5The G and K ports are sent to the thyristor trigger 50 to achieve thyristor-triggered startup.

[0061] In some embodiments of the present invention, a power conversion circuit 60 is also included; the power conversion circuit 60 is electrically connected to the light-controlled receiving circuit 10, the waveform generating circuit 20, and the constant current control circuit 30 respectively; the power conversion circuit 60 is used to supply power to the light-controlled receiving circuit 10, the waveform generating circuit 20, and the constant current control circuit 30.

[0062] In the above embodiment, the power conversion circuit 60 converts the externally supplied high-voltage DC power supply into a low-voltage power supply used by each circuit in the trigger system, thereby providing power to the circuit.

[0063] In some embodiments of the present invention, the power conversion circuit 60 includes a first conversion circuit 610 and a second conversion circuit 620;

[0064] The first conversion circuit 610 is used to convert the first voltage into the second voltage; the second conversion circuit 620 is used to convert the second voltage into the third voltage.

[0065] In the above embodiments, as a preferred embodiment, the first voltage is DC 36V, the second voltage is DC 24V, and the third voltage is DC 15V. It should be noted that the second voltage obtained by the first conversion circuit 610 is used as the input voltage of the second conversion circuit 620.

[0066] Please see Figure 6 , Figure 6 The circuit diagram is provided for one embodiment of the first conversion circuit provided by the present invention. In some embodiments of the present invention, the first conversion circuit 610 includes chip U1, capacitors C11 and C15, polarized capacitors C10, C12 and C13, resistors R0 and R15, and light-emitting diode D11.

[0067] In this configuration, the first pin of chip U1 is connected to the first voltage, the positive terminals of polarized capacitors C10 and C12 are connected to the first pin of chip U1, and one end of capacitor C11 is connected to the first pin of chip U1; the third pin of chip U1 outputs the second voltage, the positive terminal of polarized capacitor C13 is connected to the third pin of chip U1; one end of capacitor C15 is connected to the third pin of chip U1, one end of resistor R0 is connected to the third pin of chip U1, the other end of resistor R0 is connected to one end of resistor R15, and the other end of resistor R15 is connected to the positive terminal of LED D11.

[0068] In the above embodiment, chip U1 is LM7824. The first voltage input is received by the first pin of chip U1, and the voltage is converted by chip U1 to obtain the second voltage. The second voltage is output by the third pin of chip U1 and sent to the second conversion circuit 620 to provide power input.

[0069] Please see Figure 7 , Figure 7 The circuit diagram is a schematic diagram of an embodiment of the second conversion circuit provided by the present invention. In some embodiments of the present invention, the second conversion circuit 620 includes chip U3, polarized capacitor C25, capacitors C26, C27, and C28, resistors R2 and R16, and light-emitting diode D12.

[0070] Among them, the first pin of chip U3 is connected to the second voltage, and the third pin of chip U3 is connected to the positive terminal of polarized capacitor C25, one end of capacitors C26, C27, and C28, and one end of resistor R2 respectively; the other end of resistor R2 is connected to one end of resistor R16, and the other end of resistor R16 is connected to the positive terminal of light-emitting diode D12.

[0071] In the above embodiment, chip U3 is LM7815. The second voltage input is received by the first pin of chip U3, and the voltage is converted by chip U3 to obtain the third voltage, which is output by the third pin of chip U3 and sent to other circuits to provide power input.

[0072] In some embodiments of the present invention, a current bus and a current bus magnetic ring are also included; the current bus and the current bus magnetic ring are used to connect the constant current control circuit 30 and the pulse shaping circuit 40.

[0073] In the above embodiment, the current bus is used to transmit a constant current signal, and the current bus magnetic ring is used to obtain the constant current signal in the current bus through magnetic field coupling and send it to the pulse shaping circuit 40 to realize current pulse shaping.

[0074] The above description is only a preferred embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Any changes or substitutions that can be easily conceived by those skilled in the art within the scope of the technology disclosed in the present invention should be included within the scope of protection of the present invention.

Claims

1. An MPS high-voltage thyristor series triggering system, characterized in that, include: The circuit includes a light-controlled receiver circuit, a waveform generation circuit, a constant current control circuit, several pulse shaping circuits, and a thyristor trigger. The optical control receiving circuit, the waveform generation circuit, and the constant current control circuit are electrically connected in sequence; the constant current control circuit and several pulse shaping circuits are electrically connected, and several pulse shaping circuits and the thyristor trigger are electrically connected. The optical control receiving circuit is used to receive optical control signals and convert the optical control signals into electrical control signals; The waveform generation circuit is used to generate a voltage trigger pulse based on the electrical control signal; The constant current control circuit is used to convert the voltage trigger pulse into a constant current signal; The pulse shaping circuit is used to convert the constant current signal into a thyristor trigger signal; The thyristor trigger is used to trigger the thyristor according to the thyristor trigger signal.

2. The MPS high-voltage thyristor series triggering system according to claim 1, characterized in that, The optical control receiving circuit includes an optical film RX3, a Zener diode D9, capacitors C23 and C24, resistors R12 and R13, and an amplifier U2F; In this configuration, the positive terminal of the Zener diode D9 is grounded, and the negative terminal of the Zener diode D9 is connected to the second pin of the optical film RX3; one end of the capacitor C24 is grounded, and the other end of the capacitor C24 is connected to the second pin of the optical film RX3; one end of the resistor R12 is connected to the third voltage, and the other end of the resistor R12 is connected to the second pin of the optical film RX3; the third and seventh pins of the optical film RX3 are grounded, the sixth pin of the optical film RX3 is connected to the input terminal of the amplifier U2F, and the output terminal of the amplifier U2F is connected to the waveform generation circuit; one end of the resistor R13 is connected to the third voltage, and the other end of the resistor R13 is connected to the sixth pin of the optical film RX3; one end of the capacitor C23 is grounded, and the other end of the capacitor C23 is connected to the sixth pin of the optical film RX3.

3. The MPS high-voltage thyristor series triggering system according to claim 2, characterized in that, The waveform generation circuit includes chip UB2, resistors RB7 and RB10, capacitors CB4 and CB5, and polarized capacitor C19. Specifically, one end of capacitor CB4 is connected to the sixth pin of chip UB2, and the other end of capacitor CB4 is grounded; one end of capacitor CB5 is connected to the fifth pin of chip UB2, and the other end of capacitor CB5 is grounded; the fourth pin of chip UB2 is connected to the output terminal of amplifier U2F; the second and fifth pins of chip UB2 are connected to one end of resistor RB10, and the other end of resistor RB10 is connected to the seventh pin of chip UB2; the eighth pin of chip UB2 is connected to one end of resistor RB7 and the positive terminal of polarized capacitor C19, and the other end of resistor RB7 is connected to the seventh pin of chip UB2.

4. The MPS high-voltage thyristor series triggering system according to claim 3, characterized in that, The constant current control circuit includes transistors Q1, Q2, and Q3, resistors R1, R2, R4, R5, R6, and R7, and diodes D3, D6, and D7. The base of transistor Q2 is connected to the third pin of chip UB2, and the base of transistor Q2 is also electrically connected to one end of resistor R5; the emitter of transistor Q2 is connected to one end of resistor R6, and the other ends of resistors R5 and R6 are grounded; the collector of transistor Q2 is connected to one end of resistors R1 and R4, the other end of resistor R1 is connected to one end of resistor R2, and the other end of resistor R4 is connected to the base of transistor Q1. The emitter of transistor Q1 is connected to the negative terminal of diode D3, and the positive terminal of diode D3 is connected to the other end of resistor R2; the collector of transistor Q1 is connected to the base of transistor Q3, the collector of transistor Q3 is connected to the positive terminal of diode D3, the emitter of transistor Q3 is connected to the positive terminals of diodes D6 and D7 respectively, the negative terminal of diode D6 is connected to the base of transistor Q3, and one end of resistor R7 is connected to the base of transistor Q3.

5. The MPS high-voltage thyristor series triggering system according to claim 4, characterized in that, The pulse shaping circuit includes a common-mode inductor T1, diodes D1 and D2, a resistor R3, and a capacitor C1. In this configuration, the first pin of the common-mode inductor T1 is connected to the negative terminal of the diode D7, and the fourth pin of the common-mode inductor T1 is connected to the other end of the resistor R7; the second pin of the common-mode inductor T1 is connected to the positive terminal of the diode D1, and the third pin of the common-mode inductor T1 is connected to the positive terminal of the diode D2; the negative terminal of the diode D1 is connected to one end of the resistor R3, the negative terminal of the diode D2 is connected to one end of the resistor R3, one end of the capacitor C1 is connected to one end of the resistor R3, and the other end of the capacitor C1 is connected to the other end of the resistor R3; the other end of the resistor R3 is connected to the silicon controlled rectifier (SCR), and the positive terminal of the diode D2 is connected to the SCR.

6. The MPS high-voltage thyristor series triggering system according to claim 1, characterized in that, It also includes a power conversion circuit; the power conversion circuit is electrically connected to the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit respectively; the power conversion circuit is used to supply power to the light-controlled receiving circuit, the waveform generation circuit, and the constant current control circuit.

7. The MPS high-voltage thyristor series triggering system according to claim 6, characterized in that, The power conversion circuit includes a first conversion circuit and a second conversion circuit; The first conversion circuit is used to convert the first voltage into a second voltage; the second conversion circuit is used to convert the second voltage into a third voltage.

8. The MPS high-voltage thyristor series triggering system according to claim 7, characterized in that, The first conversion circuit includes chip U1, capacitors C11 and C15, polarized capacitors C10, C12 and C13, resistors R0 and R15, and light-emitting diode D11. Wherein, the first pin of chip U1 is connected to the first voltage, the positive terminals of polarized capacitor C10 and C12 are connected to the first pin of chip U1, and one end of capacitor C11 is connected to the first pin of chip U1; the third pin of chip U1 outputs the second voltage, the positive terminal of polarized capacitor C13 is connected to the third pin of chip U1; one end of capacitor C15 is connected to the third pin of chip U1, one end of resistor R0 is connected to the third pin of chip U1, the other end of resistor R0 is connected to one end of resistor R15, and the other end of resistor R15 is connected to the positive terminal of light-emitting diode D11.

9. The MPS high-voltage thyristor series triggering system according to claim 7, characterized in that, The second conversion circuit includes chip U3, polarized capacitor C25, capacitors C26, C27, and C28, resistors R2 and R16, and light-emitting diode D12. The first pin of the chip U3 is connected to the second voltage, and the third pin of the chip U3 is connected to the positive terminal of the polarized capacitor C25, one end of the capacitors C26, C27, and C28, and one end of the resistor R2, respectively. The other end of the resistor R2 is connected to one end of the resistor R16, and the other end of the resistor R16 is connected to the positive terminal of the light-emitting diode D12.

10. The MPS high-voltage thyristor series triggering system according to claim 1, characterized in that, It also includes a current bus and a current bus magnetic ring; the current bus and the current bus magnetic ring are used to connect the constant current control circuit and the pulse shaping circuit.

Citation Information

Patent Citations

  • High-voltage silicon controlled rectifier wireless trigger equipment

    CN112542036A

  • MPS high-voltage solid-state soft start system and method based on mms algorithm

    CN113381644A