Image data transmission apparatus, method, electronic device, medium and display system

CN115943624BActive Publication Date: 2026-07-07BOE TECHNOLOGY GROUP CO LTD

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
BOE TECHNOLOGY GROUP CO LTD
Filing Date
2021-08-03
Publication Date
2026-07-07

AI Technical Summary

Technical Problem

In existing technology, when the frame rate of the video signal input from the signal source changes, the reference clock corresponding to the video image data sent by the motherboard changes, causing the signal connection between the intermediate device, the motherboard, and the display end to be disconnected, and the display end enters a self-test state, resulting in display abnormalities.

Method used

The system employs a receiving sub-circuit, a writing control module, a reading control module, a transmitting module, and a phase-locked loop module. The writing, reading, and transmitting of image data are controlled by the first frame synchronization signal and the second frame synchronization signal, respectively, to ensure stable signal transmission in the locked or unlocked state of the receiving sub-circuit. A local clock signal is used instead of the on-path clock signal to maintain a stable connection at the display end.

Benefits of technology

This effectively prevents the display from entering a self-test state due to signal disconnection, maintaining a stable connection and normal display, and ensuring continuous transmission of image data.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115943624B_ABST
    Figure CN115943624B_ABST
Patent Text Reader

Abstract

The present disclosure provides an image data transmission device, comprising a receiving sub-circuit, a write control module and a read control module. The present disclosure also provides an image data transmission method, comprising: in response to the receiving sub-circuit being in a locked state, receiving image data sent by a mainboard through the receiving sub-circuit, and writing the image data received from the mainboard in each clock cycle of a first frame synchronization signal into a frame of a memory respectively according to the first frame synchronization signal; reading a frame from the memory in each clock cycle of a second frame synchronization signal according to the second frame synchronization signal; sending each frame read from the memory to a display module; and in response to the receiving sub-circuit being in an unlocked state, stopping writing image data into the memory. The present disclosure also provides an electronic device, a computer readable medium and a display system.
Need to check novelty before this filing date? Find Prior Art