一种总线设备的测试拓扑分析方法

By using the test topology and analysis methods for bus devices, the problems of cumbersome testing procedures and low efficiency in existing technologies are solved, achieving efficient device testing and problem localization with strong adaptability.

CN116032810BActive Publication Date: 2026-07-17武汉迈威通信股份有限公司
View PDF 4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
武汉迈威通信股份有限公司
Filing Date
2022-12-14
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing technologies involve cumbersome procedures when testing bus devices, requiring repeated modifications to the test environment, resulting in low efficiency.

Method used

This paper provides a test topology and analysis method for bus devices, including setting up a physical test environment, configuring the device working mode, sending packets using TCP/UDP tools, collecting and analyzing data, and finally quickly locating problems through scripts or Excel formulas.

Benefits of technology

It reduces repetitive work in the testing process, improves testing efficiency, and can quickly locate problems with device operating modes and forwarding directions, adapting to both multi-port and single-port devices.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116032810B_ABST
    Figure CN116032810B_ABST
Patent Text Reader

Abstract

本发明提出了一种总线设备的测试拓扑和分析方法，涉及总线自动化测试技术领域，包括以下步骤：S1，搭建总线设备物理测试环境，配置待测设备工作模式；S2，配置待测设备总线侧波特率，操作TCP / UDP工具开始发包；S3，达到发包时长后，TCP / UDP工具停止发包，采集数据并记录最终结果后，清除各节点数据，分析最终结果；S4，判断是否遍历所有波特率，若是则结束测试，否则重复步骤S2‑S3。采用本发明提供的方法，只需要在测试开始前搭建一次测试环境就可以完成所有测试，过程中不需要重新搭建测试环境或者修改环境中的参数，减少了重复劳动。
Need to check novelty before this filing date? Find Prior Art