A serial port transparent transmission device based on an SoC system and a use method thereof

CN116126757BActive Publication Date: 2026-10-16CHONGQING HAIYUN JIEXUN TECH CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202211578016.1
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-12-06
Publication Date
2026-10-16
Estimated Expiration
2042-12-06

AI Technical Summary

Technical Problem

在网络资源紧张的情况下,比如:使用交换机端口数量少,该网段的IP地址不够,则无法实施此方案

Benefits of technology

[0035] 1. This invention enables transparent transmission of remote SoC chip debugging serial port data without adding additional RJ45 interface hardware and Ethernet resources to the remote SoC system.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116126757B_ABST
    Figure CN116126757B_ABST
Patent Text Reader

Abstract

The application discloses a serial port transparent transmission device based on an SoC system and a use method thereof, and the method comprises the following steps: establishing a communication connection between debugging serial port software on a local computer and an SoC chip; transmitting data between the debugging serial port software and the SoC chip according to an Ethernet channel gating module, an Ethernet-to-serial port module and a serial port channel gating module; and transmitting data between the debugging serial port software and the SoC chip according to the Ethernet channel gating module and the serial port channel gating module. The application realizes the transparent transmission of the debugging serial port data of the remote SoC chip without increasing additional RJ45 interface hardware and Ethernet resources on the remote SoC system.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of transparent transmission technology, and in particular to a serial port transparent transmission device based on a SoC system and its usage method. Background Technology

[0002] Debugging personnel can debug, test, and maintain the entire SoC system based on the information output from the debug serial port. When the SoC chip is deployed locally, the debug serial port can be connected to the serial port on the local computer, making it very convenient to view the information output by the debug serial port.

[0003] When a SoC chip is deployed remotely, the usual approach is to use a serial-to-Ethernet module to convert the debug serial port data into Ethernet data (usually in the form of Ethernet UDP packets or TCP packets). The Ethernet data is then transmitted back to the local computer, where the data is parsed and concatenated using Ethernet packet parsing software for viewing.

[0004] Transparent transmission, also known as pass-through, refers to a communication method where, regardless of the content of the transmitted business data, the system only transmits the content from the source address to the destination address without altering the business data content.

[0005] Remotely deployed SoC systems are typically used for data acquisition, device control, and edge computing. These SoC devices mostly require Ethernet interfaces for communication and data exchange. The network resources required for the SoC system include one or more network interfaces and one or more IP addresses. If remote monitoring of the SoC chip's debug serial port is needed, an Ethernet-to-serial module is typically used to convert the debug serial port data into Ethernet packets (usually Ethernet UDP or TCP packets). From the perspective of SoC system hardware resource requirements, this solution requires an additional Ethernet interface; from a network resource perspective, it requires an additional switch interface and an additional IP address. In situations with limited network resources, such as a small number of switch ports or insufficient IP addresses in the network segment, this solution cannot be implemented. Especially in the case of clustered SoC deployments, where multiple SoC systems require network resources, adding an extra Ethernet interface to each SoC device significantly increases the required switch interfaces and IP addresses, substantially increasing project deployment costs. Summary of the Invention

[0006] In view of this, the present invention provides a serial port pass-through device based on a SoC system and a method for using it, so as to solve the above-mentioned technical problems.

[0007] This invention discloses a serial port transparent transmission device based on a SoC system, comprising:

[0008] The system includes a debugging serial port interaction software running on a local computer, an Ethernet path selection module connected to the debugging serial port interaction software, an Ethernet-to-serial port module connected to the Ethernet path selection module, a SoC chip, a serial port path selection module, a serial port path selection module, a storage device, a reset device, an Ethernet-to-serial port module connected to the SoC chip, and a serial port path selection module connected to the Ethernet-to-serial port module.

[0009] Furthermore, the Ethernet path selection module is connected to the debugging serial port interaction software in sequence through the first Ethernet path, the RJ45 interface of the SoC system, the fourth Ethernet path, and the RJ45 interface of the local computer.

[0010] The Ethernet path selection module is connected to the Ethernet-to-serial module via a third Ethernet path;

[0011] The Ethernet path selection module is connected to the SoC chip via a second Ethernet path;

[0012] The Ethernet-to-serial module is connected to the serial port path selection module via a third serial port channel.

[0013] The serial port path selection module is connected to the debug serial port set on the SoC chip through the first serial port path;

[0014] The serial port path selection module is connected to the ordinary serial port on the SoC chip through the second serial port path.

[0015] This invention also discloses a method for using a serial port pass-through device based on a SoC system, comprising:

[0016] Step 1: Establish a communication connection between the debugging serial port software on the local computer and the SoC chip;

[0017] Step 2: Data transmission is performed between the debugging serial port software and the SoC chip based on the Ethernet path selection module, Ethernet to serial port module, and serial port path selection module;

[0018] Step 3: Data transmission is performed between the debugging serial port software and the SoC chip based on the Ethernet path selection module and the serial port path selection module.

[0019] Further, step 1 includes:

[0020] When the SoC system is powered off and restarted, during the period from the SoC chip power-on to the completion of the embedded software startup, the serial port path selection module connects the first serial port path with the third serial port path; the Ethernet path selection module connects the first Ethernet path with the third Ethernet path.

[0021] Furthermore, after step 1 and before step 2, the following steps are also included:

[0022] After the embedded software running on the SoC chip starts up, the serial port path selection module connects the first serial port path to the second serial port path; the Ethernet path selection module connects the first Ethernet path to the second Ethernet path.

[0023] Further, step 2 includes:

[0024] The debug serial port information output by the SoC chip enters the Ethernet-to-serial module. The Ethernet-to-serial module converts it into Ethernet UDP packets, which are then transmitted sequentially through the third Ethernet path, the Ethernet path selection module, the first Ethernet path, and the fourth Ethernet path to the debug serial port interaction software running on the local computer. The serial port interaction software sorts and parses the Ethernet UDP packets in order and displays the debug serial port information on the interface.

[0025] Furthermore, in step 2:

[0026] The debugging serial port interaction software packages the user-input information into Ethernet UDP packets, which are then transmitted sequentially through the fourth Ethernet channel, the first Ethernet channel, the Ethernet channel selection module, and the third Ethernet channel to the Ethernet-to-serial module on the remote SoC system. The Ethernet-to-serial module converts the data into serial interface data, which is then transmitted sequentially through the third serial port channel, the serial port channel selection module, and the first serial port channel to the SoC chip.

[0027] Further, step 3 includes:

[0028] The debug serial port information output by the SoC chip passes through the first serial port path, the serial port path selection module, and the second serial port path in sequence before entering the SoC chip. The SoC chip packages it into Ethernet UDP packets, which are then transmitted to the debug serial port interaction software through the second Ethernet path, the Ethernet path selection module, the first Ethernet path, and the fourth Ethernet path. The serial port interaction software sorts and parses the Ethernet UDP packets in sequence and displays the debug serial port information on the interface.

[0029] Furthermore, in step 3:

[0030] The debugging serial port interaction software packages the user-input information into Ethernet UDP packets, which are then transmitted sequentially through the fourth Ethernet channel, the first Ethernet channel, the Ethernet channel selection module, and the second Ethernet channel to the SoC chip on the remote SoC system. The SoC chip parses the Ethernet UDP packets into serial interface data and outputs them through the ordinary serial port on the SoC chip. The data is then transmitted sequentially through the second serial port channel, the serial port channel selection module, and the first serial port channel to the debugging serial port of the SoC chip.

[0031] Furthermore, steps 1 to 3 also include:

[0032] If the SoC chip periodically outputs pulse signals to the reset device through the WDI signal path, it indicates that the SoC chip is in normal operating condition.

[0033] If the embedded software running on the SoC chip crashes and cannot periodically output pulse signals to the reset device through the WDI signal path, the reset device will determine that the SoC chip is in a crash state and reset the SoC chip through the Reset signal path. After the SoC chip is reset, steps 1 to 3 will be repeated.

[0034] Because of the adoption of the above technical solution, the present invention has the following advantages:

[0035] 1. This invention enables transparent transmission of remote SoC chip debugging serial port data without adding additional RJ45 interface hardware and Ethernet resources to the remote SoC system.

[0036] 2. This invention uses an Ethernet-to-serial module, which can convert debug serial port information output during the period from SoC chip power-on to embedded software startup into Ethernet packets and send them to debug serial port interaction software on the local computer. Simultaneously, it can also convert Ethernet packets sent by the debug serial port interaction software on the local computer into serial port data and send them to the SoC chip.

[0037] 3. This invention cleverly utilizes unused ordinary serial ports on the SoC chip. After the embedded software running on the SoC chip starts up, it adjusts the serial port path selection module to input information output from the debug serial port to the ordinary serial port on the SoC chip. The SoC chip converts this information into Ethernet packets and sends them to the debug serial port interaction software on the local computer. Simultaneously, the Ethernet packets sent by the debug serial port interaction software on the local computer can also be converted into serial data and output to the debug serial port on the SoC chip via the ordinary serial port.

[0038] 4. The key feature of this invention is the use of an Ethernet gating module and a serial port path gating module, which can perform time-division multiplexing of the RJ45 interface on a remote SoC system. Attached Figure Description

[0039] To more clearly illustrate the technical solutions in the embodiments of the present invention, the accompanying drawings used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings described below are only some embodiments recorded in the embodiments of the present invention. For those skilled in the art, other drawings can be obtained based on these drawings.

[0040] Figure 1 This is a schematic diagram of a serial port transparent transmission device based on a SoC system according to an embodiment of the present invention. Detailed Implementation

[0041] The present invention will be further described in conjunction with the accompanying drawings and embodiments. Obviously, the described embodiments are only a part of the embodiments of the present invention, and not all of them. All other embodiments obtained by those skilled in the art should fall within the protection scope of the present invention.

[0042] SoC is an abbreviation for System on Chip, which is a system or product that integrates a microprocessor, analog IP (Intellectual Property) core, digital IP core, and memory (or off-chip memory control interface) on a single chip. It includes a complete hardware system and its embedded software.

[0043] Commonly used SoC systems include: MCU, MPU, ARM, FPGA, SoC FPGA, GPU, DSP, dedicated AI processing chips, etc.

[0044] A serial port is short for serial interface, also known as a serial communication interface or serial communication interface (usually referring to a COM interface). It is an expansion interface that uses serial communication. A serial interface means that data is transmitted bit by bit sequentially. Its advantages include simple communication lines; only a pair of transmission lines are needed to achieve bidirectional communication (telephone lines can be used directly as transmission lines), thus greatly reducing costs.

[0045] The debug serial port is a serial port on a SoC system used for system debugging, testing, operation and maintenance. Embedded software based on the SoC typically uses the debug serial port on the SoC chip for debugging.

[0046] Embedded software refers to the operating system and development tools embedded in hardware. Embedded software and SoC systems are inseparable. When embedded software starts up, the debug serial port typically outputs hardware attributes, hardware fault information, initialization information, kernel information, file system information, device information, driver information, system running information, and other content.

[0047] See Figure 1 This invention provides an embodiment of a serial port transparent transmission device based on a SoC system. The entire device consists of a local computer and a remote SoC system, both of which have RJ45 interfaces. The local computer and the remote SoC system are connected via a fourth Ethernet channel, enabling them to send and receive UDP / TCP packets normally. The fourth Ethernet channel can be a straight-through cable, a local area network (LAN), a metropolitan area network (MAN), or a wide area network (WAN).

[0048] Remote SoC system: A SoC system deployed in a remote location. Its physical form is usually a circuit board structure with a shell. The circuit board consists of several circuit modules. The key modules that must be included in this invention include: SoC chip, serial port selector, Ethernet to serial port module, storage device, reset device, and Ethernet selector.

[0049] SoC chip: The core chip of an SoC system, which carries the operation of embedded software. The SoC chip in this invention can be: MCU, MPU, ARM, FPGA, SoC FPGA, GPU, DSP, or dedicated AI processing chip.

[0050] The SoC chip connects to the storage device through a storage path. When powered on, the embedded software required by the SoC system is loaded from the storage device through this path.

[0051] The SoC chip is connected via the WDI signal path and the Reset signal path. The WDI signal is output from the GPIO interface on the SoC chip. This GPIO structure should be characterized by being configurable to a high-impedance state from chip power-on to embedded software startup completion. After the embedded software startup is complete, it drives this GPIO to periodically output pulse signals to the reset device to indicate that the SoC is in normal operation. The Reset signal is used by the reset device to reset and restart the SoC chip.

[0052] The SoC chip is connected to the serial port selection module through a first serial port path and a second serial port path. The first serial port path is the debug serial port input / output path of the SoC chip, and the second serial port path is the ordinary serial port output / output path of the SoC chip.

[0053] The SoC chip is connected to the Ethernet path gating module via a second Ethernet path.

[0054] The path selection signal output by the SoC chip is connected to the Ethernet path selection module and the serial port path selection module. The path selection signal can be driven by the GPIO interface on the SoC chip. The GPIO structure should be characterized as follows: during the period from chip power-on to the completion of embedded software startup, it should be configured as a high impedance state and pulled up to a high level or pulled down to a low level by an external pull-up resistor. After the embedded software startup is completed, this GPIO is driven to change to the opposite level to that during the startup process.

[0055] Serial port path selector: Based on the value of the path selection signal, it determines the following two mutually exclusive connection relationships:

[0056] 1. The first serial port path is connected to the second serial port path;

[0057] 2. The first serial port path is connected to the third serial port path.

[0058] During the period from chip power-on to embedded software startup completion, the first serial port path is connected to the third serial port path;

[0059] After the embedded software starts up, the first serial port path is connected to the second serial port path.

[0060] Ethernet-to-serial module: This module converts serial data into Ethernet data packets. Serial data is input / output through the serial interface, while Ethernet data packets are input / output through the PHY interface. It typically operates in the following modes: TCP CLIENT, TCP SERVER, UDP CLIENT, and UDP SERVER.

[0061] When operating in TCP CLINET or TCP SERVER mode, Ethernet packets are TCP packets.

[0062] When operating in UDP CLIENT or UDP SERVER mode, Ethernet packets are Ethernet UDP packets.

[0063] The Ethernet-to-serial module connects to the SoC chip via a configuration path. The signal type of the configuration path depends on the scheme selected by the Ethernet-to-serial module, and is usually a bus type such as I2C, UART, or SPI.

[0064] In practice, this module can be implemented using chips such as CH9121 to build the circuit.

[0065] The Ethernet-to-serial module is connected to the Ethernet path selector via a third Ethernet path.

[0066] The Ethernet-to-serial module is connected to the serial port selection module via a third serial port path.

[0067] Storage device: Used to store the embedded software required for the SoC system to run. Embedded software typically includes an operating system and development tools. In this invention, the storage device can be a hard disk drive (HDD), solid-state drive (SSD), eMMC Flash, TF card, EEPROM, or other storage devices. When remotely deploying the SoC system, the entire embedded software is usually pre-programmed and then installed onto the SoC system to provide the necessary operating environment for field deployment. The storage device and the SoC chip are connected via a storage path.

[0068] Reset Device: Used to monitor and control the operating status of the SoC chip. The reset device is connected to the SoC chip via the WDI signal path and the Reset signal path. The SoC chip periodically outputs pulse signals to the reset device through the WDI signal path to indicate that the SoC is in normal operating condition. When the SoC chip crashes, it can no longer periodically output pulse signals to the reset device through the WDI signal path. The reset device then determines that the SoC chip has crashed and resets the SoC chip through the Reset signal path.

[0069] Ethernet path selection module: Based on the value of the path selection signal output by the SoC chip, the Ethernet path selection module determines the following two mutually exclusive connection relationships:

[0070] 1. The first Ethernet path is connected to the second Ethernet path;

[0071] 2. The first Ethernet path is connected to the third Ethernet path.

[0072] During the period from chip power-on to the completion of embedded software startup, the first Ethernet path is connected to the third Ethernet path;

[0073] After the embedded software starts up, the first Ethernet path is connected to the second Ethernet path.

[0074] In practice, this module can be implemented using a chip such as the MAX4890 to build the circuit.

[0075] Local computer: This is a computer deployed locally, used for monitoring, debugging, testing, and maintaining the remote SoC system. Its essential software mainly includes debugging serial port interaction software. The local computer's network attributes include: local computer IP address, subnet mask, gateway address, and MAC address.

[0076] Debugging serial port interaction software: It has two main functions:

[0077] Listen to the TCP / UDP communication port, parse the serial port information data packets sent by the remote SoC system via Ethernet, and display the parsed serial port information data packets on the software interface.

[0078] It captures debug control information input on the local computer and sends the information to the remote SoC system via Ethernet packets for debugging.

[0079] Debugging serial port interaction software typically has the following operating modes: TCP CLINET, TCP SERVER, UDPCLIENT, and UDP SERVER. The operating mode must correspond to the remote SoC system.

[0080] When the remote SoC system uses TCP CLINET working mode, the debugging serial port interaction software works in TCPSERVER mode.

[0081] When the remote SoC system uses TCP SERVER mode, the debugging serial communication software works in TCPCLIENT mode.

[0082] When the remote SoC system uses TCP CLINET working mode, the debugging serial port interaction software works in TCPSERVER mode.

[0083] When the remote SoC system uses TCP SERVER mode, the debugging serial communication software operates in TCPCLIENT mode.

[0084] Other network attributes that debugging serial port interaction software has include: target IP address and target port.

[0085] This invention also provides an embodiment of a method for using a serial port transparent transmission device based on a SoC system, which specifically includes:

[0086] S1. First, determine the communication parameters between the local computer and the remote SoC system, including the following:

[0087] The IP address, subnet mask, gateway address, DNS address, and MAC address of the local computer and the SoC system, respectively;

[0088] The Ethernet communication working mode between the local computer and the SoC system is illustrated in this invention using UDP mode as an example: the local computer is designated as UDP Server mode, and the SoC system is designated as UDP Client mode.

[0089] The local computer and the SoC system each have their own UDP communication receive and send ports.

[0090] Determine the baud rate, data bit, stop bit, and parity parameters of the SoC chip's debug serial port.

[0091] Before remote installation and deployment, the S2 and SoC systems first burn the storage device, burning the embedded software into the storage device. The initial IP address, MAC address, subnet mask, gateway address, DNS address and other network information are also included in the embedded software and are pre-set during the burning process.

[0092] After the S3 SoC system is remotely installed and deployed, the SoC chip powers on normally for the first time. Following this initial power-on, the Ethernet-to-serial module is configured via a configuration path. This involves configuring the Ethernet-to-serial module with the same IP address, MAC address, subnet mask, gateway address, DNS address, communication port, baud rate parameters, data bit parameters, stop bit parameters, and parity parameters pre-configured in the SoC system. This completes the configuration phase.

[0093] S4. Power on the local computer, run the debugging serial port interaction software, and bind it to the UDP / TCP communication receiving port determined in S1.

[0094] When the S5 SoC system is powered off and restarted, during the period from chip power-on to the completion of embedded software startup, the serial port path selection module connects the first serial port path with the third serial port path; the Ethernet path selection module connects the first Ethernet path with the third Ethernet path.

[0095] The debug serial port information output by the S6 SoC chip enters the Ethernet-to-serial module. This module converts it into Ethernet UDP packets, which then pass through the third Ethernet path, the Ethernet path selection module, the first Ethernet path, and the fourth Ethernet path before being sent to the debug serial port interaction software running on the local computer. The serial port interaction software sorts and parses the Ethernet UDP packets in sequence and displays the debug serial port information on the interface.

[0096] S7. Simultaneously, during S6, the debugging serial port interaction software packages the user-input information into Ethernet UDP packets, which are then sent sequentially through the fourth Ethernet path, the first Ethernet path, the Ethernet path selection module, and the third Ethernet path to the Ethernet-to-serial module on the remote SoC system. The Ethernet-to-serial module converts the data into serial interface data, which is then sent sequentially through the third serial port path, the serial port path selection module, and the first serial port path to the SoC chip.

[0097] After the embedded software running on the S8 and SoC chips starts up, the serial port path selection module connects the first serial port path to the second serial port path; the Ethernet path selection module connects the first Ethernet path to the second Ethernet path.

[0098] The debug serial port information output by the S9 SoC chip sequentially passes through the first serial port path, the serial port path selection module, and the second serial port path before entering the SoC chip. The SoC chip packages this information into Ethernet UDP packets, which then pass through the second Ethernet path, the Ethernet path selection module, the first Ethernet path, the RJ45 interface, and the fourth Ethernet path before being sent to the debug serial port interaction software. The serial port interaction software sorts and parses the Ethernet UDP packets in sequence and displays the debug serial port information on the interface.

[0099] S10. During S9, the debugging serial port interaction software packages the user-input information into Ethernet UDP packets, which are then sent to the SoC chip on the remote SoC system via the fourth Ethernet channel, the first Ethernet channel, the Ethernet channel selection module, and the second Ethernet channel in sequence. The SoC chip parses the Ethernet UDP packets into serial interface data and outputs them through the ordinary serial port on the SoC chip. The data is then sent to the debugging serial port of the SoC chip via the second serial port channel, the serial port channel selection module, and the first serial port channel in sequence.

[0100] S11. During processes S8-S10, the SoC chip periodically outputs pulse signals to the reset device through the WDI signal path to indicate that the SoC chip is in normal operating condition. If the embedded software running on the SoC chip crashes, it will be unable to periodically output pulse signals to the reset device through the WDI signal path. The reset device will then determine that the SoC chip has crashed and reset the SoC chip through the Reset signal path. After the SoC chip is reset, processes S5-S11 will be repeated.

[0101] Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention and not to limit it. Although the present invention has been described in detail with reference to the above embodiments, those skilled in the art should understand that modifications or equivalent substitutions can still be made to the specific implementation of the present invention. Any modifications or equivalent substitutions that do not depart from the spirit and scope of the present invention should be covered within the scope of protection of the claims of the present invention.

Claims

1. A serial port transparent transmission device based on a SoC system, characterized in that, include: The system includes: a debugging serial port interaction software running on a local computer; an Ethernet path selection module connected to the debugging serial port interaction software; an Ethernet-to-serial port module connected to the Ethernet path selection module; a SoC chip; a serial port path selection module connected to the SoC chip; a storage device; a reset device; an Ethernet-to-serial port module; and a serial port path selection module connected to the Ethernet-to-serial port module. During the period from the SOC chip power-on to the completion of embedded software startup, the serial port path selection module connects the first serial port path with the third serial port path to enable the SOC chip's debug serial port to connect with the Ethernet-to-serial port module; the Ethernet path selection module connects the first Ethernet path with the third Ethernet path to enable the Ethernet-to-serial port module to connect with the debug serial port interaction software on the local computer; thus, the debug serial port information output by the SoC chip enters the Ethernet-to-serial port module, which converts it into Ethernet UDP packets, and then sends them sequentially through the third Ethernet path, the Ethernet path selection module, the first Ethernet path, and the fourth Ethernet path to the debug serial port interaction software running on the local computer; After the embedded software running on the SoC chip finishes booting, the serial port path selection module connects the first serial port path with the second serial port path, enabling the SoC chip's debug serial port to connect with the SoC chip's ordinary serial port; the Ethernet path selection module connects the first Ethernet path with the second Ethernet path, enabling the SoC's Ethernet interface to connect with the debug serial port interaction software on the local computer; thus, the debug serial port information output by the SoC chip passes through the first serial port path, the serial port path selection module, and the second serial port path in sequence, enters the SoC chip, and the SoC chip packages it into an Ethernet UDP packet, which is then sent to the debug serial port interaction software through the second Ethernet path, the Ethernet path selection module, the first Ethernet path, the RJ45 interface, and the fourth Ethernet path.

2. The serial port transparent transmission device based on a SoC system according to claim 1, characterized in that, The Ethernet path selection module is connected to the debugging serial port interaction software in sequence through the first Ethernet path, the RJ45 interface of the SoC system, the fourth Ethernet path, and the RJ45 interface of the local computer. The Ethernet path selection module is connected to the Ethernet-to-serial module via a third Ethernet path; The Ethernet path selection module is connected to the SoC chip via a second Ethernet path; The Ethernet-to-serial module is connected to the serial port path selection module via a third serial port channel. The serial port path selection module is connected to the debug serial port set on the SoC chip through the first serial port path; The serial port path selection module is connected to the ordinary serial port on the SoC chip through the second serial port path.

3. A method for using a serial port transparent transmission device based on a SoC system, characterized in that, include: Step 1: Establish a communication connection between the debugging serial port software on the local computer and the SoC chip; Step 2: Data transmission is performed between the debugging serial port software and the SoC chip based on the Ethernet path selection module, Ethernet to serial port module, and serial port path selection module; Step 3: Data transmission is performed between the debugging serial port software and the SoC chip based on the Ethernet path selection module and the serial port path selection module; During the period from the SOC chip power-on to the completion of embedded software startup, the serial port path selection module connects the first serial port path with the third serial port path to enable the SOC chip's debug serial port to connect with the Ethernet-to-serial port module; the Ethernet path selection module connects the first Ethernet path with the third Ethernet path to enable the Ethernet-to-serial port module to connect with the debug serial port interaction software on the local computer; thus, the debug serial port information output by the SoC chip enters the Ethernet-to-serial port module, which converts it into Ethernet UDP packets, and then sends them sequentially through the third Ethernet path, the Ethernet path selection module, the first Ethernet path, and the fourth Ethernet path to the debug serial port interaction software running on the local computer; After the embedded software running on the SoC chip finishes booting, the serial port path selection module connects the first serial port path with the second serial port path, enabling the SoC chip's debug serial port to connect with the SoC chip's ordinary serial port; the Ethernet path selection module connects the first Ethernet path with the second Ethernet path, enabling the SoC's Ethernet interface to connect with the debug serial port interaction software on the local computer; thus, the debug serial port information output by the SoC chip passes through the first serial port path, the serial port path selection module, and the second serial port path in sequence, enters the SoC chip, and the SoC chip packages it into an Ethernet UDP packet, which is then sent to the debug serial port interaction software through the second Ethernet path, the Ethernet path selection module, the first Ethernet path, the RJ45 interface, and the fourth Ethernet path.

4. The method according to claim 3, characterized in that, Step 2 includes: The serial port interaction software sorts and parses the Ethernet UDP packets in sequence, and then displays the debug serial port information on the interface.

5. The method according to claim 3, characterized in that, In step 2: The debugging serial port interaction software packages the user-input information into Ethernet UDP packets, which are then transmitted sequentially through the fourth Ethernet channel, the first Ethernet channel, the Ethernet channel selection module, and the third Ethernet channel to the Ethernet-to-serial module on the remote SoC system. The Ethernet-to-serial module converts the data into serial interface data, which is then transmitted sequentially through the third serial port channel, the serial port channel selection module, and the first serial port channel to the SoC chip.

6. The method according to claim 4, characterized in that, Step 3 includes: The serial port interaction software sorts and parses the Ethernet UDP packets in sequence, and then displays the debug serial port information on the interface.

7. The method according to claim 6, characterized in that, In step 3: The debugging serial port interaction software packages the user-input information into Ethernet UDP packets, which are then transmitted sequentially through the fourth Ethernet channel, the first Ethernet channel, the Ethernet channel selection module, and the second Ethernet channel to the SoC chip on the remote SoC system. The SoC chip parses the Ethernet UDP packets into serial interface data and outputs them through the ordinary serial port on the SoC chip. The data is then transmitted sequentially through the second serial port channel, the serial port channel selection module, and the first serial port channel to the debugging serial port of the SoC chip.

8. The method according to claim 3, characterized in that, Steps 1 to 3 also include: If the SoC chip periodically outputs pulse signals to the reset device through the WDI signal path, it indicates that the SoC chip is in normal operating condition. If the embedded software running on the SoC chip crashes and cannot periodically output pulse signals to the reset device through the WDI signal path, the reset device will determine that the SoC chip is in a crash state and reset the SoC chip through the Reset signal path. After the SoC chip is reset, steps 1 to 3 will be repeated.

Citation Information

Patent Citations

  • Remote online configuration and debugging method of Intel SoC FPGA

    CN111427839A

  • Remote debugging device and server

    CN114038181A