Semiconductor processing using a cooled electrostatic chuck

By combining an electrostatic chuck and a cryogenic cooler, the problems of smooth trench formation and etching selectivity in substrate processing at low temperatures were solved, achieving uniform low-temperature processing of the substrate and improving the yield and performance of semiconductor devices.

CN116235286BActive Publication Date: 2026-05-26APPLIED MATERIALS INC

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
APPLIED MATERIALS INC
Filing Date
2022-01-13
Publication Date
2026-05-26

AI Technical Summary

Technical Problem

In semiconductor manufacturing, existing technologies struggle to effectively form smooth, vertically sidewalled trenches at low temperatures, and the selective etching between silicon and silicon dioxide is insufficient, affecting device yield and performance.

Method used

An electrostatic chuck (ESC) base assembly combined with a cryogenic cooler is used to maintain the substrate at a temperature below -20 degrees Celsius through a vacuum zone and refrigerant pipelines. Temperature uniformity is adjusted by combining a resistance heater to achieve low-temperature processing of the substrate.

Benefits of technology

Uniform temperature control of the substrate was achieved at low temperatures, reducing spontaneous etching, improving the etching selectivity between silicon and silicon dioxide, and increasing device yield and circuit density.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116235286B_ABST
    Figure CN116235286B_ABST
Patent Text Reader

Abstract

The embodiments described herein relate to a substrate support assembly. The substrate support assembly includes an ESC base assembly, a facility plate, and a sealing assembly. The ESC base assembly has a base channel disposed therein. The facility plate is coupled to the ESC base assembly, and a vacuum region exists between the facility plate and the ESC base assembly. The sealing assembly includes an upper flange, a lower flange, a gasket, and an insulating tube. The upper flange is coupled to the base channel of the ESC base assembly and is disposed in the facility plate. The lower flange is coupled to the upper flange and is disposed in the facility plate. The gasket is disposed between the upper and lower flanges. The insulating tube is coupled to the lower flange. A passage connects to the base channel and is defined by openings connecting the upper flange, gasket, lower flange, insulating tube, and base assembly.
Need to check novelty before this filing date? Find Prior Art