Wideband voltage doubler rectifier circuit based on diode capacitive compensation and rectifier

Abstract

The application discloses a kind of wideband voltage doubler rectifier circuits based on diode capacitive compensation, including input wideband matching network and, diode compensation network and DC filter network connected in turn, wherein, input wideband matching network includes first microstrip line and second microstrip line, the first end of first microstrip line is connected with input port, the second end of first microstrip line is connected with the first end of second microstrip line;Diode compensation network includes third microstrip line, fourth microstrip line, first diode and second diode, first diode is connected between the second microstrip line with third microstrip line;Second diode is connected between second microstrip line and fourth microstrip line, two diodes head-to-tail connection constitutes voltage doubler rectifier structure;DC filter network includes multiple filter capacitors in parallel, the electrical length of third microstrip line and fourth microstrip line at wideband center frequency point is λ / 8.The application utilizes short-circuit λ / 8 branch compensation diode junction capacitor, and high-efficiency wideband rectification can be realized.

Description

Technical Field

[0001] This invention belongs to the field of energy conversion technology, specifically relating to a broadband voltage doubler rectifier circuit and rectifier based on diode capacitive reactance compensation. Background Technology

[0002] In recent years, with the rapid development of wireless technology, wireless microwave energy transmission has shown great application potential. Applications of powering long-distance electronic devices through directional microwave energy transmission are increasingly common, and the recycling of clean solar energy via microwave transmission also demonstrates promising application prospects and value. Rectifier modules, as crucial components for converting microwave energy into usable DC energy, have been extensively studied. Conventional rectification only achieves high efficiency at a single frequency point; however, microwave energy often operates across multiple frequency bands, making it difficult for conventional rectifiers to cover all of them. Some studies employ dual-frequency or multi-frequency rectification to broaden the frequency band. For example, a multi-frequency high-efficiency rectifier circuit is proposed in the patent document entitled "A Novel Miniaturized High-Ratio Rectifier Circuit" (application number 202210359653.3). However, this rectifier circuit can only achieve high-efficiency rectification in a narrow frequency band, and its matching structure is complex. Other methods use special microstrip lines for broadband rectification matching, such as fan-shaped microstrips and non-uniform transmission lines, but the resulting broadband effect is not ideal.

[0003] Employing dual-frequency or multi-frequency rectifier circuit structures to further broaden the high-efficiency bandwidth does indeed expand the bandwidth compared to single-frequency rectification. However, these rectifiers can only achieve high-efficiency rectification in narrow frequency bands, and their matching structures are complex. The overall high-efficiency bandwidth is not wide enough, and the matching structure is relatively complex. Therefore, achieving high-efficiency rectification within a wide bandwidth while maintaining a simple and easy-to-design structure is of great significance for wireless microwave power transmission applications. Summary of the Invention

[0004] To address the aforementioned problems in the prior art, this invention provides a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation. The technical problem to be solved by this invention is achieved through the following technical solution: This invention provides a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation, comprising an input broadband matching network, a diode compensation network, and a DC filter network connected in sequence, wherein... The input broadband matching network includes a first microstrip line and a second microstrip line. The first end of the first microstrip line is connected to the input port of the entire broadband voltage doubler rectifier circuit, and the second end of the first microstrip line is connected to the first end of the second microstrip line. The second end of the second microstrip line is in an open circuit state. The diode compensation network includes a third microstrip line, a fourth microstrip line, a first diode, and a second diode. The first diode is connected between the first end of the second microstrip line and the first end of the third microstrip line, and the second end of the third microstrip line is grounded. The second diode is connected between the first end of the second microstrip line and the first end of the fourth microstrip line. The first diode and the second diode are connected end to end to form a voltage multiplier rectifier structure. The DC filter network includes multiple filter capacitors connected in parallel between the second end of the fourth microstrip line and the ground end, and the input port of the DC filter network is connected to the second end of the fourth microstrip line, and the output port of the DC filter network serves as the output port of the entire broadband voltage doubler rectifier circuit. The electrical lengths of the third and fourth microstrip lines at the broadband center frequency are both λ / 8, where λ represents the wavelength.

[0005] In one embodiment of the present invention, the cathode of the first diode is connected to the first end of the second microstrip line, and the anode of the first diode is connected to the first end of the third microstrip line; The anode of the second diode is connected to the first end of the second microstrip line, and the cathode of the second diode is connected to the first end of the fourth microstrip line.

[0006] In one embodiment of the present invention, the anode of the first diode is connected to the first end of the second microstrip line, and the cathode of the first diode is connected to the first end of the third microstrip line; The cathode of the second diode is connected to the first end of the second microstrip line, and the anode of the second diode is connected to the first end of the fourth microstrip line.

[0007] In one embodiment of the present invention, the third microstrip line and the fourth microstrip line have the same characteristic impedance.

[0008] In one embodiment of the present invention, the DC filter network includes a first capacitor and a second capacitor connected in parallel between the second end of the fourth microstrip line and the ground end, wherein the characteristic impedance Z4 of the fourth microstrip line satisfies: Z4>>1 / w (C1+C2), in, w The angular frequency at the center frequency point of the broadband is represented by C1, and the capacitance of the first capacitor is C2.

[0009] In one embodiment of the present invention, the impedance Z of the second microstrip line from the input port to the output port of the entire broadband voltage doubler rectifier circuit is... in3 At the highest frequency point f in the design frequency band H and the lowest frequency f Lsatisfy: Z in3 (f H )= Z in3 (f L ), Among them, Z in3 (f H ) represents the impedance Z in3 At the highest frequency point f H The value at Z in3 (f L ) represents the impedance Z in3 At the lowest frequency f L The value at that location.

[0010] In one embodiment of the present invention, the circuit input impedance Z of the broadband voltage doubler rectifier circuit is... in satisfy: Z in (f center )=40~60Ω Among them, Z in (f center () indicates the circuit's input impedance at the broadband center frequency f. center The value at that location.

[0011] Another aspect of the present invention provides a rectifier comprising, from top to bottom, a top microstrip layer, an intermediate dielectric substrate layer, and a bottom metal ground layer, wherein the top microstrip layer is provided with a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation as described in any of the above embodiments.

[0012] Compared with the prior art, the beneficial effects of the present invention are as follows: 1. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation of this invention uses the center frequency point λ / 8 stub to cancel the imaginary part of the diode impedance, thereby creating a conjugate broadband impedance state with the center frequency point as the center of symmetry, which facilitates the design of the input broadband matching network and is conducive to achieving broadband high-efficiency rectification.

[0013] 2. The input broadband matching network of the present invention consists only of a first microstrip line and a second microstrip line. The structure is simple, but it can achieve good input broadband impedance matching.

[0014] 3. This invention forms a theoretical closed loop in broadband rectifier circuit design and has a simple overall structure. It can determine the characteristic impedance and electrical length of each introduced microstrip line through design derivation within the required frequency band, and can perform fast and broadband matching design for specific frequency bands.

[0015] The present invention will be further described in detail below with reference to the accompanying drawings and embodiments. Attached Figure Description

[0016] Figure 1 This is a topology schematic diagram of a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to an embodiment of the present invention; Figure 2 This is a graph showing the input impedance of a diode compensation network as a function of frequency, according to an embodiment of the present invention. Figure 3 This is a graph showing the change of frequency at the input terminal S11 of the broadband voltage doubler rectifier circuit according to an embodiment of the present invention. Figure 4 This is a graph showing the rectification efficiency of the broadband voltage doubler rectifier circuit according to an embodiment of the present invention as a function of frequency. Detailed Implementation

[0017] To further illustrate the technical means and effects adopted by the present invention to achieve the intended purpose, the following describes in detail a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to the present invention, in conjunction with the accompanying drawings and specific embodiments.

[0018] The foregoing and other technical contents, features, and effects of the present invention will be clearly presented in the following detailed description of specific embodiments in conjunction with the accompanying drawings. Through the description of the specific embodiments, a more in-depth and concrete understanding can be gained of the technical means and effects adopted by the present invention to achieve its intended purpose. However, the accompanying drawings are for reference and illustration only and are not intended to limit the technical solutions of the present invention.

[0019] It should be noted that, in this document, relational terms such as "first" and "second" are used merely to distinguish one entity or operation from another, and do not necessarily require or imply any such actual relationship or order between these entities or operations. Furthermore, the terms "comprising," "including," or any other variations are intended to cover non-exclusive inclusion, such that an article or apparatus comprising a list of elements includes not only those elements but also other elements not expressly listed. Without further limitations, an element defined by the phrase "comprising one..." does not exclude the presence of other identical elements in the article or apparatus that includes said element.

[0020] Please see Figure 1 , Figure 1This is a topology diagram of a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to an embodiment of the present invention. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation includes an input broadband matching network I, a diode compensation network II, and a DC filter network III connected in sequence. The input broadband matching network I includes a first microstrip line 1 and a second microstrip line 2. The first end of the first microstrip line 1 is connected to the input port of the entire broadband voltage doubler rectifier circuit, and the second end of the first microstrip line 1 is connected to the first end of the second microstrip line 2. The second end of the second microstrip line 2 is in an open-circuit state. The diode compensation network II includes a third microstrip line 3, a fourth microstrip line 4, a first diode 5, and a second diode 6. The first diode 5 is connected to... Between the first end of the second microstrip line 2 and the first end of the third microstrip line 3, the second end of the third microstrip line 3 is grounded; the second diode 6 is connected between the first end of the second microstrip line 2 and the first end of the fourth microstrip line 4, and the first diode 5 and the second diode 6 are connected end to end to form a voltage doubler rectifier structure; the DC filter network includes multiple filter capacitors connected in parallel between the second end of the fourth microstrip line 4 and the ground end, and the input port of the DC filter network is connected to the second end of the fourth microstrip line 4, and the output port of the DC filter network is connected to the DC load 9 as the output port of the entire broadband voltage doubler rectifier circuit.

[0021] In this embodiment, the cathode of the first diode 5 is connected to the first end of the second microstrip line 2, and the anode of the first diode 5 is connected to the first end of the third microstrip line 3; the anode of the second diode 6 is connected to the first end of the second microstrip line 2, and the cathode of the second diode 6 is connected to the first end of the fourth microstrip line 4.

[0022] However, in another embodiment of the present invention, the anode of the first diode 5 is connected to the first end of the second microstrip line 2, and the cathode of the first diode 5 is connected to the first end of the third microstrip line 3; the cathode of the second diode 6 is connected to the first end of the second microstrip line 2, and the anode of the second diode 6 is connected to the first end of the fourth microstrip line 4. As long as the first diode 5 and the second diode 6 are connected end-to-end to form a voltage doubler rectifier structure, both the first diode 5 and the second diode 6 are Schottky diodes.

[0023] The DC filter network in this embodiment includes a first capacitor 7 and a second capacitor 8 connected in parallel between the second end of the fourth microstrip line 4 and the ground end.

[0024] In this embodiment, the third microstrip line 3 and the fourth microstrip line 4 are at the broadband center frequency f center The electrical length at each point is λ / 8, where λ represents the wavelength. Furthermore, the third microstrip line 3 and the fourth microstrip line 4 have the same characteristic impedance.

[0025] The characteristic impedance Z4 of the fourth microstrip line 4 satisfies: Z4>>1 / w (C1+C2), in, w This represents the angular frequency at the center frequency point of the broadband circuit. C1 is the capacitance of the first capacitor 7, and C2 is the capacitance of the second capacitor 8.

[0026] Specifically, according to transmission line theory, the fourth microstrip line 4 at the broadband center frequency f center The electrical length at each point is λ / 8, and at the broadband center frequency f center At point 4, the impedance Z of the fourth microstrip line looking towards the load terminal (i.e., the output port) is... in1 The calculation formula is: Z in1 = 4( L +j 4) / ( 4+j L ), Where Z4 represents the characteristic impedance of the fourth microstrip line 4, Z L denoted by j, which represents the impedance of DC filter network Ⅲ as seen from the load end, and j represents a complex number.

[0027] Since the load 9 is typically greater than 100Ω, by selecting appropriate capacitance values ​​for the first capacitor 7, the second capacitor 8, and the characteristic impedance Z4 of the fourth microstrip line 4, the condition Z4 >> 1 / (C1+C2) can make Z in1 =j 4.

[0028] The third microstrip line 3 and the fourth microstrip line 4 have the same electrical length and characteristic impedance. The characteristic impedance of the third microstrip line 3 is assumed to be... 3, then 3= 4. The impedance of the third microstrip line 3 looking towards the ground terminal is j. 4. Thus, the third microstrip line 3 and the fourth microstrip line 4 can respectively compensate for the capacitive impedance of the first diode 5 and the second diode 6. In this embodiment, the characteristic impedance of the third microstrip line 3 and the fourth microstrip line 4 is determined by the capacitive impedance of the first diode 5 and the second diode 6 at a specific input power and frequency. That is, the characteristic impedance of the third microstrip line 3 and the fourth microstrip line 4 in this embodiment is equal to the capacitive impedance of the first diode 5 and the second diode 6 at a specific input power and frequency. The diode capacitive impedance can be calculated by SPICE (Simulation Program with Integrated Circuit Emphasis) parameters.

[0029] Furthermore, under the condition of satisfying the above-mentioned diode capacitive impedance compensation, the broadband center frequency f center Zin2 =Z in1 / 2, where Z is the real impedance. in2 This represents the impedance of the diode compensation network as seen from the load.

[0030] At frequency f, the impedance Z when viewed from the end face of the second microstrip line 2 near the input terminal towards the load terminal. in3 (f) is: Z in3 (f)=Z2Z in2 (f) / (Z2+Z in2 (f)tanθ2(f)), Where Z2 represents the characteristic impedance of the second microstrip line 2, θ2(f) represents the electrical length of the second microstrip line 2 at frequency f, and Z in2 (f) represents the impedance of the diode compensation network looking towards the load at frequency f.

[0031] At frequency f, the broadband voltage doubler rectifier circuit Z in The formula for calculating (f) is: Z in (f) = Z1(Z in3 (f)+ jZ1tanθ1(f)) / (Z1+ jZ in3 (f)tanθ1(f)) Where Z1 represents the characteristic impedance of the first microstrip line 1, and θ1(f) represents the electrical length of the first microstrip line 1 at frequency f.

[0032] In this embodiment, the impedance Z of the second microstrip line 2 from the input port to the output port of the entire broadband voltage doubler rectifier circuit is... in3 At the highest frequency point f in the design frequency band H and the lowest frequency f L satisfy: Z in3 (f H )= Z in3 (f L ), Among them, Z in3 (f H ) represents the impedance Z in3 At the highest frequency point f H The value at Z in3 (f L ) represents the impedance Z in3 At the lowest frequency f L The value at that location.

[0033] Furthermore, the input impedance Z of the broadband voltage doubler rectifier circuit... in satisfy: Z in (fcenter )=40~60Ω Among them, Z in (f center () indicates the circuit's input impedance at the broadband center frequency f. center The value at that location.

[0034] Preferably, Z in (f center =50Ω.

[0035] In this embodiment, according to Z in3 (f H )= Z in3 (f L The characteristic impedance and electrical length of the fourth microstrip line 4 can be determined; according to Z... in (f center The characteristic impedance and electrical length of the first microstrip line 1 can be determined by setting the impedance to 50Ω. This allows for the acquisition of accurate parameters for the first microstrip line 1, the second microstrip line 2, the third microstrip line 3, and the fourth microstrip line 4, ensuring good matching within the design frequency band and achieving broadband matching of the rectifier circuit.

[0036] Another aspect of the present invention provides a rectifier comprising, from top to bottom, a top microstrip layer, an intermediate dielectric substrate layer, and a bottom metal ground layer, wherein the top microstrip layer is provided with a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation as described in the above embodiments.

[0037] The following simulation experiments further describe the effect of the broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation of the present invention.

[0038] I. Simulation Conditions The simulation was performed using ADS software. A signal source with a transmit power of 30dBm and an internal resistance of 50Ω was selected to replace the microwave AC signal received by the antenna as the input of the entire rectifier circuit.

[0039] II. Simulation Content A simulation model of the rectifier circuit for microwave energy harvesting was established to simulate the change in broadband efficiency of the present invention with the input frequency. The dielectric substrate used is Rogers 4350B material, with a thickness of 0.508 mm, a dielectric constant of 3.48, a loss tangent of 0.0009, and a thickness of 0.018 mm for both the top microstrip structure and the bottom metal ground layer.

[0040] In this rectifier circuit, the highest frequency point f H and the lowest point f L The first diode 5 and the second diode 6 are self-developed GaN Schottky diodes, respectively, using 7GHz and 3GHz. Their main SPICE parameters are shown in Table 1.

[0041] Table 1. Main SPICE parameters of the first and second diodes

[0042] The characteristic impedance of the first microstrip line 1 is 85.6Ω, and its electrical length at 5GHz is 20 degrees. The characteristic impedance of the second microstrip line 2 is 85Ω, and its electrical length at 5GHz is 34 degrees. The characteristic impedances of the third microstrip line 3 and the fourth microstrip line 4 are 90.2Ω, and their electrical lengths at 5GHz are 45 degrees. The first capacitor 7 is 10 pF, the second capacitor 8 is 18 pF, and the load 9 is 450Ω.

[0043] To verify the simulation effect of the broadband voltage doubler rectifier circuit of the present invention, the input impedance of the diode compensation network II of the present invention as a function of input frequency was simulated. The simulation results are as follows: Figure 2 As shown, a simulation was performed to show the variation of input S11 with the input frequency. The simulation results are as follows. Figure 3 As shown, a simulation was performed to demonstrate the change in efficiency with the input frequency. The simulation results are as follows. Figure 4 .

[0044] Please see Figure 2 , Figure 2 This is a graph showing the input impedance of a diode compensation network according to an embodiment of the present invention as a function of frequency. The horizontal axis represents the input frequency (GHz), and the vertical axis represents the real and imaginary parts (Ω) of the input impedance. Figure 2 It can be seen that at the designed center frequency of 5GHz, the imaginary part of the impedance is 0, realizing the capacitive reactance compensation of the diode. The impedances above and below the center frequency are close to conjugate, which is very beneficial for subsequent broadband input matching.

[0045] Please see Figure 3 , Figure 3 This is a graph showing the input S11 of the broadband voltage doubler rectifier circuit according to an embodiment of the present invention as a function of frequency. The horizontal axis represents the input frequency (GHz), and the vertical axis represents the input S11 parameter (dB). From Figure 3 It can be seen that when the input frequency is between 3 and 7 GHz, the input terminal S11 is below -10 dB.

[0046] Please see Figure 4 , Figure 4 This is a graph showing the rectification efficiency of the broadband voltage doubler rectifier circuit according to an embodiment of the present invention as a function of frequency. The horizontal axis represents the input frequency (GHz), and the vertical axis represents the efficiency. Figure 4 It can be seen that the efficiency is the highest at an input frequency of 3.3 GHz, reaching 82.2%, and the efficiency can be higher than 70% at input frequencies between 3 and 6.7 GHz.

[0047] Simulation results show that the broadband voltage doubler rectifier circuit with a center frequency of λ / 8 stubs has good broadband matching effect and can achieve broadband high-efficiency rectification.

[0048] This embodiment of the broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation uses a λ / 8 stub at the center frequency to cancel the imaginary part of the diode impedance, thereby creating a conjugate broadband impedance state with the center frequency as the center of symmetry. This facilitates the design of the input broadband matching network and is beneficial for achieving broadband high-efficiency rectification. The input broadband matching network in this embodiment consists only of the first and second microstrip lines, with a simple structure design, yet it can achieve good input broadband impedance matching. This invention forms a theoretical closed loop in broadband rectifier circuit design and has a simple overall structure. It can determine the characteristic impedance and electrical length of each introduced microstrip line through design derivation within the required frequency band, enabling fast and effective broadband matching design for specific frequency bands.

[0049] The above description, in conjunction with specific preferred embodiments, provides a further detailed explanation of the present invention. It should not be construed that the specific implementation of the present invention is limited to these descriptions. For those skilled in the art, various simple deductions or substitutions can be made without departing from the concept of the present invention, and all such modifications and substitutions should be considered within the scope of protection of the present invention.

Claims

1. A broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation, characterized in that, It includes an input broadband matching network, a diode compensation network, and a DC filter network connected in sequence, wherein, The input broadband matching network includes a first microstrip line (1) and a second microstrip line (2). The first end of the first microstrip line (1) is connected to the input port of the entire broadband voltage doubler rectifier circuit, and the second end of the first microstrip line (1) is connected to the first end of the second microstrip line (2). The second end of the second microstrip line (2) is in an open circuit state. The diode compensation network includes a third microstrip line (3), a fourth microstrip line (4), a first diode (5), and a second diode (6). The first diode (5) is connected between the first end of the second microstrip line (2) and the first end of the third microstrip line (3), and the second end of the third microstrip line (3) is grounded. The second diode (6) is connected between the first end of the second microstrip line (2) and the first end of the fourth microstrip line (4). The first diode (5) and the second diode (6) are connected end to end to form a voltage multiplier rectifier structure. The DC filter network includes multiple filter capacitors connected in parallel between the second end of the fourth microstrip line (4) and the ground end, and the input port of the DC filter network is connected to the second end of the fourth microstrip line (4), and the output port of the DC filter network serves as the output port of the entire broadband voltage doubler rectifier circuit. The electrical lengths of the third microstrip line (3) and the fourth microstrip line (4) at the broadband center frequency are both λ / 8, where λ represents the wavelength.

2. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to claim 1, characterized in that, The cathode of the first diode (5) is connected to the first end of the second microstrip line (2), and the anode of the first diode (5) is connected to the first end of the third microstrip line (3); The anode of the second diode (6) is connected to the first end of the second microstrip line (2), and the cathode of the second diode (6) is connected to the first end of the fourth microstrip line (4).

3. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to claim 1, characterized in that, The anode of the first diode (5) is connected to the first end of the second microstrip line (2), and the cathode of the first diode (5) is connected to the first end of the third microstrip line (3); The cathode of the second diode (6) is connected to the first end of the second microstrip line (2), and the anode of the second diode (6) is connected to the first end of the fourth microstrip line (4).

4. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to claim 1, characterized in that, The third microstrip line (3) and the fourth microstrip line (4) have the same characteristic impedance.

5. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to claim 1, characterized in that, The DC filter network includes a first capacitor (7) and a second capacitor (8) connected in parallel between the second end of the fourth microstrip line (4) and the ground end. The characteristic impedance Z4 of the fourth microstrip line (4) satisfies: Z4>>1 / w (C1+C2), in, w The angular frequency at the center point of the broadband is represented by C1, which is the capacitance of the first capacitor (7), and C2 is the capacitance of the second capacitor (8).

6. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to claim 1, characterized in that, The impedance Z of the second microstrip line (2) from the input port to the output port of the entire broadband voltage doubler rectifier circuit. in3 At the highest frequency point f in the design frequency band H and the lowest frequency f L satisfy: Z in3 (f H )= Z in3 (f L ), Among them, Z in3 (f H ) represents the impedance Z in3 At the highest frequency point f H The value at Z in3 (f L ) represents the impedance Z in3 At the lowest frequency f L The value at that location.

7. The broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation according to claim 1, characterized in that, The input impedance Z of the broadband voltage doubler rectifier circuit in satisfy: Z in (f center )=40~60Ω Among them, Z in (f center () indicates the circuit's input impedance at the broadband center frequency f. center The value at that location.

8. A rectifier, characterized in that, From top to bottom, the structure consists of a top microstrip layer, an intermediate dielectric substrate, and a bottom metal ground layer. The top microstrip layer is provided with a broadband voltage doubler rectifier circuit based on diode capacitive reactance compensation as described in any one of claims 1 to 7.

Images