Semiconductor device
By combining a double diffused metal oxide semiconductor field effect transistor with a planar gate and a trench gate, and a shielding layer is provided at the bottom of the conductive structure, the problem of insufficient current density in the channel region in the prior art is solved, and more efficient semiconductor device performance is achieved.
Patent Information
- Application Number
- CN202311263640.7
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2023-09-27
- Publication Date
- 2025-04-01
AI Technical Summary
The existing double diffusion metal oxide semiconductor field effect transistors of planar and trench gates have insufficient current density in the channel region, resulting in poor performance as expected.
A double diffused metal oxide semiconductor field effect transistor combining a planar gate and a trench gate is used to reduce the electric field of the conductive structure by providing a shielding layer at the bottom of the conductive structure and reduce parasitic capacitance between the gate and the drain.
While maintaining the collapse voltage, the on-voltage is reduced, the switching speed is increased, the energy loss is reduced, and the performance of the semiconductor device is improved.
Smart Images
Figure CN119743979A_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to a semiconductor device, and more particularly to a semiconductor device of a double diffused metal oxide semiconductor field-effect transistor (DMOSFET) combining a planar gate and a trench gate. Background Art
[0002] High voltage device technology is generally applied to high voltage and high power circuits or driving circuits. Currently, structures such as planar gate and trench gate double diffused oxide semiconductor field effect transistors have been developed.
[0003] However, the existing structure is still not satisfactory. For example, whether it is a planar gate or a trench gate double diffused oxide semiconductor field effect transistor, the current density in its channel region is still insufficient, resulting in performance not as expected. Therefore, the industry still needs improved methods to reduce the on-resistance (Ron) and improve performance. Summary of the invention
[0004] Some embodiments disclosed herein provide a semiconductor device. Provide a semiconductor device. The semiconductor device includes a substrate, an epitaxial layer, a pair of well regions, a pair of doped regions, a pair of first conductive structures, and a second conductive structure. The epitaxial layer is disposed on the substrate. The pair of well regions are disposed in the epitaxial layer. The pair of doped regions are disposed in the pair of well regions. The pair of first conductive structures are respectively disposed on one side of the pair of well regions. The second conductive structure is disposed on the pair of well regions. The epitaxial layer and the pair of doped regions have a first conductive type. The pair of well regions have a second conductive type different from the first conductive type.
[0005] Some embodiments of the present disclosure also provide a semiconductor device. This semiconductor structure includes a substrate, an epitaxial layer, and at least one structural unit. The epitaxial layer is disposed on the substrate. Each structural unit includes: a pair of first conductive structures, a second conductive structure, a pair of well regions, and a pair of doped regions. The pair of first conductive structures are disposed at the outermost sides of the structural unit. The second conductive structure is disposed on the epitaxial layer. The pair of well regions are disposed between the pair of first conductive structures. The pair of doped regions are disposed in the pair of well regions. The epitaxial layer and the pair of doped regions have a first conductive type. The pair of well regions have a second conductive type different from the first conductive type. Each structural unit is symmetrical around the second conductive structure.
[0006] Some embodiments of the present disclosure also provide a semiconductor device. This semiconductor structure includes a substrate, an epitaxial layer, and at least one structural unit. The epitaxial layer is disposed on the substrate. Each structural unit includes: a well region, a doped region, a first conductive structure, and a second conductive structure. The well region is disposed in the epitaxial layer. The doped region is disposed in the well region. The first conductive structure is disposed in the epitaxial layer. The second conductive structure is disposed on the epitaxial layer. The epitaxial layer and the doped region have a first conductive type. The well region has a second conductive type different from the first conductive type. The well region and the first conductive structure are respectively disposed under two sides of the second conductive structure.
[0007] The embodiments of the present invention can improve the performance of semiconductor devices. BRIEF DESCRIPTION OF THE DRAWINGS
[0008] Figure 1 FIG. 1 is a cross-sectional view of a semiconductor device according to a first embodiment of some embodiments of the present invention.
[0009] Figure 1-1 FIG. 1 is a first embodiment according to some embodiments of the present invention, showing a top view of a semiconductor device.
[0010] Figure 1-2 FIG. 4 is another cross-sectional view of a semiconductor device according to a first embodiment of some embodiments of the present invention.
[0011] Figure 2 FIG. 2 is a cross-sectional view of a semiconductor device according to a second embodiment of some embodiments of the present invention.
[0012] Figure 3 FIG. 1 is a cross-sectional view of a semiconductor device according to a third embodiment of some embodiments of the present invention.
[0013] Figure 3-1 FIG. 3 is a third embodiment among some embodiments of the present invention, and shows a top view of a portion of devices in a semiconductor device.
[0014] Figure 3-2 FIG. 3 is a third embodiment among some embodiments of the present invention, and shows a top view of a portion of devices in a semiconductor device.
[0015] Figure 4 FIG. 4 is a cross-sectional view of a semiconductor device according to a fourth embodiment of some embodiments of the present invention.
[0016] Figure 5 FIG. 5 is a cross-sectional view of a semiconductor device according to a fifth embodiment of some embodiments of the present invention.
[0017] Figure 6 FIG. 6 is a cross-sectional view of a semiconductor device according to a sixth embodiment of some embodiments of the present invention.
[0018] Description of Figure Numbers:
[0019] 10,20,30,40,50,60:Semiconductor devices
[0020] 100:Substrate
[0021] 200: epitaxial layer
[0022] 300,300A,300B: Well area
[0023] 400: doping area
[0024] 410, 410A, 410B: first doping region
[0025] 420, 420A, 420B: second doping region
[0026] 500, 500A, 500B: first conductive structure
[0027] 510, 510A, 510B: first conductor layer
[0028] 520, 520A, 520B: first dielectric layer
[0029] 530,530A,530B: Bottom conductor layer
[0030] 600: second conductive structure
[0031] 610, 610A, 610B: Second conductor layer
[0032] 620: second dielectric layer
[0033] 700: Upper electrode layer
[0034] 800: Lower electrode layer
[0035] 900,900A,900B,900M,900C1,900C2: shielding layer
[0036] AA',BB': section line
[0037] AC:Electron Accumulation Layer
[0038] CA1, CA2, CB1, CB2: channel area
[0039] eA1, eA2, eB1, eB2: current
[0040] U1,U2,U3,U4,U5,U6: Structural units
[0041] P1, P2, P3, P4, P5, P6: unit spacing
[0042] X: First direction
[0043] Y: Second direction
[0044] Z: height direction DETAILED DESCRIPTION
[0045] The following disclosure provides many different embodiments or examples for implementing different components of the provided semiconductor structure. Specific examples of each component and its configuration are described below to simplify the disclosed embodiments. Of course, these are merely examples and are not intended to limit the disclosure. For example, if the description mentions that a first component is formed on a second component, it may include an embodiment in which the first component and the second component are in direct contact, and it may also include an embodiment in which an additional component is formed between the first component and the second component so that they are not in direct contact. In addition, the disclosed embodiments may repeat device symbols and / or characters in different examples. Such repetition is for simplicity and clarity, and is not used to indicate the relationship between the different embodiments and / or aspects discussed.
[0046] Some variations of the embodiments are described below. In the various drawings and illustrated embodiments, similar device symbols are used to identify similar devices. It is understood that additional operations may be provided before, during, or after the method, and some of the described operations may be replaced or deleted for other embodiments of the aforementioned method.
[0047] Furthermore, spatially relative terms such as "on", "below", "above", "below" and similar terms include not only the orientation depicted in the drawings, but also different orientations of the device in use or operation. When the device is rotated to other orientations (rotated 90 degrees or other orientations), the spatially relative descriptions used herein may also be interpreted based on the rotated orientation.
[0048] The embodiment of the present invention has a double diffused metal oxide semiconductor field effect transistor (DMOS) (hereinafter referred to as a conductive structure) that combines a planar gate and a trench gate to reduce the on-voltage while maintaining the breakdown voltage. In addition, the embodiment of the present invention can further reduce the electric field of the conductive structure and reduce the parasitic capacitance between the gate and the drain by setting a shielding layer at the bottom of the conductive structure. In addition, the embodiment of the present invention can further reduce the electric field at the corner of the conductive structure by covering the bottom edge of the conductive structure with a shielding layer. In addition, the embodiment of the present invention can further reduce the capacitance of the gate to the drain by having a conductive structure with a separated gate to improve the switching characteristics of the semiconductor device. In addition, the embodiment of the present invention further forms an electron accumulation layer on one side of the conductive structure by an asymmetric semiconductor device to further reduce the on-resistance. As mentioned above, the switching speed can be increased and the energy loss can be reduced by the embodiment of the present case, thereby improving the performance of the semiconductor device.
[0049] Some variations of the embodiments are described below. In the different drawings and described embodiments, similar reference numerals are used to indicate similar devices. Also, in the following descriptions of the drawings, when the same or similar devices are distributed in different regions, the device symbol located on the left side (or -X direction side) of the drawing includes "A", and the device symbol located on the right side (or X direction side) of the drawing includes "B". It should be noted that additional components may be added to the semiconductor devices in the following embodiments. Also, in different embodiments, some of the components described below may be moved, deleted, or replaced.
[0050] [First embodiment]
[0051] According to a first embodiment of some embodiments of the present invention, Figure 1 , Figure 1-1 and Figure 1-2 1 and 2 respectively show a cross-sectional view of the semiconductor device 10 along the section line AA′, a top view, and a cross-sectional view along the section line BB′.
[0052] First, please refer to Figure 1 .exist Figure 1In an embodiment of the present invention, the semiconductor device 10 includes a substrate 100 and an epitaxial layer 200 disposed on the substrate 100. In one example, the semiconductor device 10 further includes a well region 300 disposed in the epitaxial layer 200 and a doping region 400 disposed in the well region 300. The well region 300 may include a pair of well regions 300A and 300B. The doping region 400 may include a pair of first doping regions 410A and 410B. In some embodiments, the semiconductor device 10 further includes a first conductive structure 500 disposed on one side of the well region 300. Specifically, the first conductive structure 500 may include a pair of conductive structures 500A and 500B, which are respectively disposed on one side of the well region 300A and one side of the well region 300B. More specifically, the pair of conductive structures 500A and 500B are disposed outside the pair of well regions 300A and 300B. In some embodiments, the semiconductor device 10 further includes a second conductive structure 600 disposed on the well region 300.
[0053] In another example, the semiconductor device 10 further includes at least one structural unit U1. The structural unit includes: a pair of first conductive structures 500A and 500B disposed at the outermost side of the structural unit U1, and a second conductive structure 600 disposed on the epitaxial layer 200. The structural unit further includes: a pair of well regions 300A and 300B disposed between the pair of first conductive structures 500A and 500B, and a pair of first doped regions 410A and 410B disposed in the pair of well regions 300A and 300B. The structural unit U1 is symmetrical with the second conductive structure 600 as the center.
[0054] In some embodiments, the structure unit U1 has a pitch P1, which is defined as the distance between the center lines of the first conductive structure 500A and the first conductive structure 500B. The structure unit U1 can be regarded as the smallest functional unit of the semiconductor device 10, for example, it can be regarded as a group of dual gate semiconductor field effect transistors. That is, the semiconductor device 10 can have multiple structure units U1.
[0055] Each device in the semiconductor device 10 will be described in detail below.
[0056] In some embodiments, the substrate 100 may be made of silicon or other semiconductor materials, such as a silicon wafer, a bulk semiconductor, or a wide bandgap semiconductor. In some embodiments, the substrate 100 may be an elemental semiconductor, such as a silicon substrate; the substrate 100 may also be a compound semiconductor, such as a silicon carbide substrate or a gallium nitride substrate. In some embodiments, the substrate 100 may be a doped or undoped semiconductor substrate. When the substrate 100 is doped, the substrate 100 may be p-type.
[0057] In some embodiments, the epitaxial layer 200 has a first conductivity type, such as an n-type. In some embodiments, the doping concentration of the epitaxial layer 200 may be approximately 10 15 -10 17 atoms / cm 3 In some embodiments, the formation of the epitaxial layer 200 may include performing an epitaxial growth process on the substrate 100, or performing an implantation process on the substrate 100, such as metal organic chemical vapor deposition (MOCVD), plasma-enhanced CVD (PECVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE), liquid phase epitaxy (LPE), chloride vapor phase epitaxy (Cl-VPE), other suitable process methods or a combination of the foregoing. In an embodiment of the present invention, the epitaxial layer 200 having the first conductivity type may be used as a drift region of a semiconductor device.
[0058] In some embodiments, the well region 300 (including the well region 300A and the well region 300B) is disposed in the upper region of the epitaxial layer 200. Figure 1 In the embodiment of FIG. 1 , in the first direction X, the well region 300A and the well region 300B are separated from each other by the epitaxial layer 200 . Figure 1 In the embodiment of the present invention, the well region 300 may be used as a channel region of the semiconductor device.
[0059] In some embodiments, the well region 300 (including the well region 300A and the well region 300B) has a second conductivity type different from the first conductivity type, such as a p-type, and its dopant is, for example, aluminum (Al), boron (B) or other suitable dopants. In some embodiments, the doping concentration of the well region 300 can be greater than the doping concentration of the epitaxial layer 200. For example, the doping concentration of the well region 300 can be approximately 10 17 -5x10 18 atoms / cm 3 In some embodiments, the formation of the well region 300 may include an ion implantation process, etc.
[0060] In some embodiments, the doping region 400 includes a first doping region 410 (including a first doping region 410A and a first doping region 410B). In other embodiments, the doping region 400 may further include a second doping region (refer to the following description). Figure 1-2 ). Figure 1 In the embodiment of the present invention, the first doping region 410A and the first doping region 410B are respectively disposed in the well region 300A and the well region 300B. That is, the first doping region 410A and the first doping region 410B are separated from each other by the well region 300A, the epitaxial layer 200 and the well region 300B. In this way, the well regions 300A and 300B can be connected to the source via good ohmic contacts to reduce the influence of the body effect and stabilize the starting voltage. Figure 1 In the embodiment, the depth of the first doped region 410A or the first doped region 410B does not exceed the depth of the well region 300A or the well region 300B (for example, the well region 300A covers the bottom surface of the first doped region 410A) to reduce the influence of the body effect.
[0061] In some embodiments, the first doping region 410 has a first conductivity type, such as an n-type. In some embodiments, the doping concentration of the first doping region 410 may be approximately 10 19 -5x10 20 atoms / cm 3 , so as to facilitate the subsequent formation of an ohmic contact interface with the metal thereon.
[0062] In some embodiments, an implantation process may be performed on the top surface of the epitaxial layer 200 to obtain the first doped region 410 .
[0063] In some embodiments, the first conductive structure 500 (including the first conductive structure 500A and the first conductive structure 500B) is disposed on one side of the well region 300. Figure 1 In the embodiment of the present invention, the first conductive structure 500A and the first conductive structure 500B are disposed outside the well regions 300A and 300B. Alternatively, in the first direction X, the first conductive structures 500A and 500B are separated from each other by the well region 300A, the epitaxial layer 200, and the well region 300B. More specifically, the first conductive structure 500A is disposed on the left side (-X direction side) of the well region 300A, and the first conductive structure 500B is disposed on the right side (+X direction side) of the well region 300B.
[0064] The first electrode structure 500 (including the first conductive structures 500A and 500B) may be a general trench gate structure (eg Figure 1) or a split gate trench structure (such as Figure 5 ). Figure 1 In the embodiment of the present invention, the first conductive structure 500A and the first conductive structure 500B are general trench gate structures, which respectively include a first conductive layer 510A and a first dielectric layer 520A surrounding the first conductive layer 510A, and a first conductive layer 510B and a first dielectric layer 520B surrounding the first conductive layer 510B. Figure 1 In the embodiment of the present invention, the first conductive layer 510A and the first conductive layer 510B themselves can also be regarded as gates of the semiconductor device 10 .
[0065] In some embodiments, the first conductor layer 510A or 510B may be a single-layer or multi-layer conductor material, which is formed of amorphous silicon, polycrystalline silicon, one or more metals, metal nitrides, metal silicides, conductive metal oxides, or a combination of the foregoing materials. In some embodiments, the metal may include but is not limited to tungsten (W), titanium (Ti), tantalum (Ta), platinum (Pt). In some embodiments, the metal nitride may include but is not limited to titanium nitride (TiN) and tantalum nitride (TaN). In some embodiments, the metal silicide may include but is not limited to tungsten silicide (WSi x In some embodiments, the first conductive layer 510A or 510B may selectively include a second conductive type dopant, ie, a p-type dopant, which may be aluminum (Al), boron (B), boron difluoride (BF2) or other suitable dopants.
[0066] In some embodiments, the formation of the first conductor layer 510A or 510B may include a deposition process, a thermal process (such as an annealing process), a removal process, other suitable processes, etc. In some embodiments, the deposition process may include metal organic chemical vapor deposition (MOCVD), sputtering, resistance heating evaporation, electron beam evaporation, suitable methods, etc. In some embodiments, the removal process may include a planarization process, an etching process, such as a chemical mechanical polishing (CMP) process, a dry etching process, etc.
[0067] In some embodiments, the first dielectric layer 520A or 520B may be silicon oxide, other suitable dielectric materials, or a combination of the foregoing materials. In some embodiments, the formation of the first dielectric layer 520A or 520B may include a conformable deposition process or an oxidation process, other suitable processes, etc. In some embodiments, the oxidation process may be thermal oxidation, or other suitable processes. In some embodiments, the deposition process may be a physical vapor deposition (PVD) process, a chemical vapor deposition (CVD) process, a plasma-assisted chemical vapor deposition (PECVD), other suitable processes, or a combination of the foregoing processes.
[0068] For example, the formation of the first conductive structure 500A (or 500B) may include the following steps: forming a groove at a predetermined position by an etching process or the like; forming a first dielectric layer 520A (or 520B) in the groove by an oxidation process or the like; forming a conductor material on the shielding dielectric layer by a deposition process or the like; and then removing excess conductor material by a removal process or the like to form a first conductor layer 510A (or 510B).
[0069] The aforementioned lithography process may include photoresist coating (e.g., spin coating), soft baking, mask alignment, exposure, post-exposure baking, photoresist development, cleaning and drying (e.g., hard baking), other suitable processes or combinations thereof. The aforementioned etching process may include a dry etching process, a wet etching process, or other suitable etching processes. The aforementioned dry etching may include plasma etching, plasma-free gas etching, sputter etching, ion milling, reactive ion etching (RIE), neutral beam etching (NBE), and inductive coupled plasma etching. The aforementioned wet etching may include using an acidic solution, an alkaline solution, or a solvent to remove at least a portion of the structure to be removed. In addition, the etching process may also be pure chemical etching, pure physical etching, or any combination thereof.
[0070] In some embodiments, the second conductive structure 600 is disposed on the well region 300. Figure 1In the embodiment of the present invention, the second conductive structure 600 is disposed across the well region 300A and the well region 300B, and completely covers the well region 300A and the well region 300B. In addition, the second conductive structure 600 is also disposed across the first doped region 410A and the first doped region 420B, but does not completely cover the first doped region 410A and the first doped region 420B. That is, a portion of the top surface of the first doped region 410A and the first doped region 420B is covered by the second conductive structure 600, while another portion is exposed. Figure 1 In the embodiment of FIG. 5 , in the first direction X, the second conductive structure 600 is disposed between the first conductive structure 500A and the first conductive structure 500B.
[0071] The second electrode structure 600 may be a general planar gate structure (eg Figure 1 ) or split-gate planar gate structure (as shown Figure 5 ). Figure 1 In the embodiment of FIG. 5 , the second conductive structure 600 is a general gate planar structure, which includes a second conductive layer 610 and a second dielectric layer 620 surrounding the second conductive layer 610. Figure 1 In the embodiment of FIG. 1 , the second conductive layer 610 itself can also be regarded as a gate of the semiconductor device 10 .
[0072] In some embodiments, the materials and methods of the second conductor layer 610 and the second dielectric layer 620 may be similar to the materials and methods of the first conductor layer 510A or the first conductor layer 510B and the first dielectric layer 520A or 520B, and are not described in detail herein.
[0073] For example, the formation of the second conductive structure 600 may include the following steps: forming a gate oxide layer at a predetermined position by an oxidation process, etc.; depositing a conductor material on the gate oxide layer by a deposition process, etc.; removing excess conductor material by a removal process, etc. to form a second conductor layer 610; and forming a top dielectric layer on the second conductor layer by a deposition process, etc. The shielding dielectric layer and the top dielectric layer are considered to be the second dielectric layer 620.
[0074] In some embodiments, the semiconductor device 10 further includes an upper electrode layer 700 and a lower electrode layer 800, which are respectively disposed on the epitaxial layer 200 and under the substrate 100. That is, the upper electrode layer 700 and the lower electrode layer 800 are respectively located on both sides of the substrate 100. More specifically, the upper electrode layer 700 and the lower electrode layer 800 are respectively located on the substrate 100 (+Z direction side) and under the substrate 100 (-Z direction side). In some embodiments, the upper electrode layer 700 and the lower electrode layer 800 are respectively electrically connected to the source and drain (not shown) of the semiconductor device 10. Figure 1In the embodiment of the present invention, the upper electrode layer 700 and the lower electrode layer 800 themselves can also be regarded as the source and the drain of the semiconductor device 10 respectively.
[0075] In some embodiments, the upper electrode layer 700 and the lower electrode layer 800 may include the same or different materials, which may be metals or metal nitrides, such as platinum (Pt), titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), tungsten (W), tungsten nitride (WN), gold (Au), iron (Fe), nickel (Ni), beryllium (Be), chromium (Cr), cobalt (Co), antimony (Sb), iridium (Ir), molybdenum (Mo), osmium (Os), thorium (Th), vanadium (V), or a combination thereof.
[0076] In some embodiments, the upper electrode layer 700 and the lower electrode layer 800 may be formed by a deposition process similar to the above, which will not be described in detail herein. For example, a device process is performed on one side (e.g., the front side) of the substrate 100 and the upper electrode layer 700 is formed by a deposition process, sputtering, resistance heating evaporation, electron beam evaporation, or any other suitable metal coating process, and then the lower electrode layer 800 is provided on the other side (e.g., the back side) of the substrate 100 by a similar method.
[0077] As described above, the embodiment of the present invention can increase the electron current flow path and improve the electron current density by combining the first conductive structure 500 (including the first conductive structure 500A and the first conductive structures 500A-500B) with the second conductive structure 600 (ie, combining the trench gate structure and the planar gate structure).
[0078] Specifically, if Figure 1 As shown, current eA1 and current eB1 are generated at both sides of the second conductive structure 600A. In addition, current eA2 and current eB2 are generated at one side (e.g., +X direction side) of the first conductive structure 500A and one side (e.g., -X direction side) of the first conductive structure 500B. That is, the well region 300A has channel regions CA1 and CA2 near the second conductive structure 600 and near the first conductive structure 500A, and the well region 300B has channel regions CB1 and CB2 near the second conductive structure 600 and near the first conductive structure 500B.
[0079] In other words, compared to using a trench gate structure or a planar gate structure alone, the embodiment of the present invention can generate twice the current path and twice the current density by combining the two.
[0080] Next, please refer to Figure 1-1 and Figure 1-2 .exist Figure 1-1 In the embodiment of the present invention, the well region 300A and the well region 300B are located on both sides of the epitaxial layer 200. The doping region 400 (including the first doping region 410 and the second doping region 420) is located on both sides of the well region 300A and 300B. Specifically, the first doping region 410A and the first doping region 410B are respectively located on the left side (-X direction side) of the well region 300A and the right side (+X direction side) of the well region 300B. A plurality of second doping regions 420A and a plurality of second doping regions 420B are respectively located in the first doping region 410A and the first doping region 410B. More specifically, the plurality of second doping regions 420A are separated from each other by the first doping region 410A, and the plurality of second doping regions 420B are separated from each other by the first doping region 410B.
[0081] Figure 1-2 and Figure 1 The only difference is that the semiconductor device 10 further includes a second doping region 420 (including a second doping region 420A and a second doping region 420B). Figure 1-2 In the embodiment of the present invention, the second doping region 420A and the second doping region 420B are located under both sides of the second conductive structure 600. In addition, the first doping region 410A is disposed on both sides of the second doping region 420A, and the first doping region 410B is disposed on both sides of the second doping region 420B. In detail, in the first direction X, the second doping region 420A is separated from the well region 300A by the first doping region 410A, and is also separated from the first conductive structure 500A by the first doping region 410A. Similarly, in the first direction X, the second doping region 420B is separated from the well region 300B by the first doping region 410B, and is also separated from the first conductive structure 500B by the first doping region 410B. Thereby, the well regions 300A and 300B can be connected to the source via good ohmic contact later to reduce the influence of the body effect and stabilize the starting voltage.
[0082] In some embodiments, the second doping region 420 has a second conductivity type, such as a p-type. In some embodiments, the doping concentration of the second doping region 420 may be approximately 10 19 -10 21 atoms / cm 3 , so as to facilitate the subsequent formation of an ohmic contact interface with the metal thereon.
[0083] [Second embodiment]
[0084] According to a second embodiment of some embodiments of the present invention, Figure 2is a cross-sectional view showing the semiconductor device 20 along the section line AA'. The semiconductor device 20 is similar to the semiconductor device 10, and the difference is that the semiconductor device 20 further includes a shielding layer 900 disposed under the first conductive structure 500. That is, the structural unit U2 in the semiconductor device 20 further includes a pair of shielding layers 900A and 900B. Specifically, the shielding layer 900A and the shielding layer 900B are respectively disposed under the first conductive structure 500A and the first conductive structure 500B. For example, the shielding layer 900A covers the bottom surface of the first conductive structure 500A. Thereby, the electric field under the first conductive structure 500 can be further reduced and the parasitic capacitance between the gate and the drain can be reduced.
[0085] In some embodiments, the shielding layer 900 may be electrically connected to the source (eg, may have a ground potential). In some embodiments, the shielding layer 900 has a second conductivity type, such as a p-type. In some embodiments, the doping concentration of the shielding layer 900 may be approximately 5×10 16 -5x10 17 atoms / cm 3 In some embodiments, the shielding layer 900 is at a ground potential. In some embodiments, the structure unit U2 has a pitch P2 that is substantially the same as the pitch P1 of the structure unit U1.
[0086] [Third embodiment]
[0087] According to a third embodiment of some embodiments of the present invention, Figure 3 is a cross-sectional view of the semiconductor device 30 along the section line AA'. The semiconductor device 30 is similar to the semiconductor device 20, except that the semiconductor device 30 further includes a shielding layer 900M disposed in the epitaxial layer 200 and between the shielding layer 900A and the shielding layer 900B. That is, the structural unit U3 in the semiconductor device 30 further includes a shielding layer 900M. In some embodiments, the shielding layer 900M can be connected to or separated from the shielding layer 900A and the shielding layer 900B, and also has a ground potential. Figure 3 In the embodiment, in the first direction X, the shielding layer 900M is separated from the shielding layer 900A and the shielding layer 900B by the epitaxial layer 200. In some embodiments, the shielding layer 900M can be located at any position between the shielding layer 900A and the shielding layer 900B. Figure 3 In some embodiments, the shielding layer 900M is located in the middle of the shielding layer 900A and the shielding layer 900B. In some embodiments, in the height direction Z, the shielding layer 900M is separated from the second conductive structure 600 by the epitaxial layer 200. Thereby, the breakdown voltage of the semiconductor device is increased.
[0088] In some embodiments, the conductivity type and doping concentration of shielding layer 900M are similar to shielding layer 900A and shielding layer 900B, which will not be described in detail. In some embodiments, structure unit U3 has a pitch P3, which is substantially the same as the pitch P2 of structure unit U2.
[0089] Figure 3-1 and Figure 3-2 The top views of different examples of connecting the shielding layer 900A, the shielding layer 900B, and the shielding layer 900M are shown respectively. Figure 3-1 and Figure 3-2 In the embodiment of the present invention, the semiconductor device 30 further includes a shielding layer 900CA and a shielding layer 900CB to respectively connect the shielding layer 900A and the shielding layer 900M, and the shielding layer 900B and the shielding layer 900M. That is, the structural unit U3 of the semiconductor device 30 further includes at least two shielding layers (e.g., the shielding layer 900A and the shielding layer 900CB) as a connecting bridge between the shielding layer 900A, the shielding layer 900B and the shielding layer 900C. In this way, the shielding layers 900 can all have the same electrical properties, for example, all are ground potential.
[0090] exist Figure 3-1 In the embodiment, the shielding layer 900M is symmetrical with respect to the center line. That is, the shielding layer 900CA and the shielding layer 900CB are located on both sides of the shielding layer 900M and overlap in the second direction Y. In addition, the length of the shielding layer 900CA is the same as the length of the shielding layer 900CB. That is, the distance between the shielding layer 900A and the shielding layer 900M is the same as the distance between the shielding layer 900B and the shielding layer 900M. Thereby, the current is more stable and the breakdown voltage is also more stable.
[0091] exist Figure 3-2 In the embodiment, the shielding layer 900M is not symmetrical with respect to the center line. That is, although the shielding layer 900CA and the shielding layer 900CB are located on both sides of the shielding layer 900M, they do not overlap in the second direction Y. Specifically, the shielding layer 900CA is located on the +Y direction side, and the shielding layer 900CB is located on the -Y direction side. Moreover, the length of the shielding layer 900CA is different from the length of the shielding layer 900CB. That is, the distance between the shielding layer 900A and the shielding layer 900M is different from the distance between the shielding layer 900B and the shielding layer 900M. In Figure 3-2 In the embodiment, the length of the shielding layer 900CA is shorter than the length of the shielding layer 900CB.
[0092] [Fourth embodiment]
[0093] According to a fourth embodiment of some embodiments of the present invention, Figure 4is a cross-sectional view of the semiconductor device 40 along the section line AA'. The semiconductor device 40 is similar to the semiconductor device 40, and the difference is that the shielding layer 900A and the shielding layer 900B in the semiconductor device 40 further cover the bottom corners of the first conductive structure 500A and the first conductive structure 500B. That is, the shielding layer 900A completely covers the bottom surface of the first conductive structure 500A, and the shielding layer 900B completely covers the bottom surface of the first conductive structure 500B. In this way, the surface electric field at the corner of the first conductive structure 500 can be further reduced, and the problem of thermal runaway and the like can be reduced.
[0094] In some embodiments, the shielding layer 900A and the shielding layer 900B may cover a portion of the sidewall of the first conductive structure 500A and a portion of the sidewall of the first conductive structure 500B. In some embodiments, the structure unit U4 has a pitch P4, which is substantially the same as the pitch P3 of the structure unit U3.
[0095] [Fifth embodiment]
[0096] According to a fifth embodiment of some embodiments of the present invention, Figure 5 is a cross-sectional view showing the semiconductor device 50 along the section line AA'. The semiconductor device 50 is similar to the semiconductor device 30, except that the first conductive structure 500 of the semiconductor device 50 is a separated trench gate structure and the second conductive structure 600 is a separated planar gate structure. Specifically, the first conductive structure 500A further includes a bottom conductive layer 530A, which is separated from the first conductive layer 510A by the first dielectric layer 520A. The first conductive structure 500B further includes a bottom conductive layer 530B, which is separated from the first conductive layer 510B by the first dielectric layer 520B. The first conductive layer 610 of the second conductive structure 600 includes a pair of first conductive layers 610A and 610B surrounded by the second dielectric layer 620.
[0097] In some embodiments, the bottom conductor layer (e.g., bottom conductor layer 530A or 530B) and the first conductor layer (e.g., first conductor layer 510A or 510B) can be electrically connected to the source and the gate, respectively, to shield the gate and the drift region (e.g., epitaxial layer 200) capacitance charging and discharging path, thereby further reducing the gate-to-drain capacitance (Cgd) and improving the switching characteristics of the semiconductor device. In some embodiments, the bottom conductor layer (e.g., bottom conductor layer 530A) directly contacts the shielding layer (e.g., shielding layer 900A).
[0098] In some embodiments, the bottom conductor layer 530A or 530B may include a material similar to the first conductor layer 510A or 510B, which will not be described in detail herein. In some embodiments, the bottom conductor layer 530A or 530B may selectively include a second conductivity type dopant, i.e., p-type, which may be aluminum (Al), boron (B), boron difluoride (BF2) or other suitable dopant.
[0099] In some embodiments, the second conductor layer 610A and the second conductor layer 610B are separated by the second dielectric layer 620, which can reduce the area of the gate electrode covering the current spreading layer and further reduce the gate-to-drain capacitance (Cgd). In some embodiments, the second conductor layer 610A and the second conductor layer 610B are both electrically connected to the gate.
[0100] In some embodiments, the second conductor layer 610A and the second conductor layer 610B may include materials similar to those of the second conductor layer 610 , which will not be described in detail herein.
[0101] In some embodiments, the structure unit U5 has a pitch P5 that is substantially the same as the pitch P3 of the structure unit U3 .
[0102] [Sixth embodiment]
[0103] According to a sixth embodiment of some embodiments of the present invention, Figure 6 1 is a cross-sectional view of the semiconductor device 60 along the section line AA'. The semiconductor device 60 is similar to the semiconductor device 50, and the difference lies in the relative positions of the pair of well regions 300 and the pair of first conductive structures 500 in the semiconductor device 60, and the semiconductor device 60 further includes another second conductive structure 600. Specifically, the well region 300 (corresponding to Figure 5 The well region 300A) is disposed in the first conductive structure 500 (corresponding to Figure 5 The first conductive structure 500A) and another first conductive structure 500 (corresponding to Figure 5 The first conductive structure 500B) is located between the other well region 300 (corresponding to Figure 5 The well region 300B is disposed outside the first conductive structure 500 and the other first conductive structure 500. Specifically, the well region 300 and the other first conductive structure 500 are separated by the epitaxial layer 200.
[0104] Furthermore, the second conductive structure 600 and another second conductive structure 600 are general planar gate structures. Specifically, the second conductive structure 600 includes a second conductive layer 610 and a second dielectric layer 620 surrounding the second conductive layer 610 , and another second conductive structure 600 also includes another second conductive layer 610 and another second dielectric layer 620 surrounding the second conductive layer 610 .
[0105] In some embodiments, the second conductor layer 610 and the other conductor layer 610 are respectively disposed on the well region 300 and the other well region 300. For example, one side of the second conductor layer 610 is located on the first doped region 410, and the other side is located on the epitaxial layer 200. That is, the second conductor layer 610 spans from the first doped region 410 to the well region 300 to the epitaxial layer 200.
[0106] In some embodiments, the second conductive structure 600 contacts the first conductive structure 500, and another second conductive structure 600 contacts another first conductive structure 500. For example, the first conductor layer 510 and the first dielectric layer 520 directly contact the second dielectric layer 620.
[0107] exist Figure 6 In the embodiment of the present invention, the structural unit U6 is not symmetrical about the center line of the second conductive structure 600. Specifically, the structural unit U6 includes: a well region 300 disposed in the epitaxial layer 200, a first doped region 410 disposed in the well region 300, a first conductive structure 500 disposed in the epitaxial layer 200, and a second conductive structure 600 disposed on the epitaxial layer 200. In addition, the well region 300 and the first conductive structure 500 are respectively disposed under the two sides of the second conductive structure 600. In some embodiments, the structural unit U6 further includes a shielding layer 900 disposed under the first conductive structure 500, and its material and function are similar to those described above, which will not be repeated here. In some embodiments, the structural unit U6 further includes an electron accumulation layer AC disposed on one side of the first conductive structure 500. In detail, the electron accumulation layer AC can cover the entire side surface of the first conductive structure 500. Thereby, the current density can be further increased and the on-resistance can be reduced, thereby improving the conduction characteristics of the semiconductor device.
[0108] In some embodiments, the structure unit U6 has a pitch P6, which is approximately half of the pitch P5 of the structure unit U5. That is, two structure units U6 can be equivalent to one structure unit U5, thereby further improving semiconductor performance.
[0109] In summary, the embodiment of the present invention combines the first conductive structure and the second conductive structure to reduce the on-voltage while maintaining the breakdown voltage. Furthermore, the first conductive structure and the second conductive structure in the embodiment of the present invention can reduce the process complexity by sharing the well region.
[0110] In addition, the embodiment of the present invention can further reduce the electric field of the conductive structure by setting a shielding layer at the bottom of the first conductive structure. In addition, the embodiment of the present invention can increase the breakdown voltage by further setting a shielding layer between a pair of first conductive structures. In addition, the embodiment of the present invention can further reduce the electric field at the corner of the conductive structure by covering the bottom edge of the first conductive structure with a shielding layer. In addition, the embodiment of the present invention can further reduce the electric field at the corner of the conductive structure by setting a separated gate conductive structure. In addition, the embodiment of the present invention can not only reduce the spacing between the structural units by using asymmetric structural units, but also form an electron accumulation layer on one side of the conductive structure to further reduce the on-resistance.
[0111] The scope of protection of the present disclosure is not limited to the processes, machines, manufactures, material compositions, devices, methods and steps in the specific embodiments described in the specification. Any person skilled in the art can understand the current or future developed processes, machines, manufactures, material compositions, devices, methods and steps from the disclosure of some embodiments of the present disclosure. As long as they can implement substantially the same functions or obtain substantially the same results in the embodiments described herein, they can be used according to some embodiments of the present disclosure. Therefore, the scope of protection of the present disclosure includes the aforementioned processes, machines, manufactures, material compositions, devices, methods and steps. In addition, each patent application constitutes a separate embodiment, and the scope of protection of the present disclosure also includes the combination of each patent application and the embodiment.
[0112] Several embodiments are summarized above so that those with ordinary knowledge in the art can better understand the concepts of the embodiments of the present disclosure. Those with ordinary knowledge in the art should understand that they can design or modify other processes and structures based on the embodiments of the present disclosure to achieve the same purposes and / or advantages as the embodiments introduced herein. Those skilled in the art should also understand that such equivalent processes and structures do not deviate from the spirit and scope of the present disclosure, and they can make various changes, substitutions and replacements without violating the spirit and scope of the present disclosure.
Claims
1. A semiconductor device, characterized in that: include: a substrate; An epitaxial layer is disposed on the substrate, wherein the epitaxial layer has a first conductivity type; A pair of well regions are disposed in the epitaxial layer, wherein the pair of well regions have a second conductivity type different from the first conductivity type; a pair of doped regions disposed in the pair of well regions, wherein the pair of doped regions have the first conductivity type; a pair of first conductive structures, respectively disposed on one side of the pair of well regions; and A second conductive structure is disposed on the pair of well regions.
2. The semiconductor device according to claim 1, wherein It further includes a pair of shielding layers, which are respectively disposed under the pair of first conductive structures, wherein the pair of shielding layers have the second conductive type.
3. The semiconductor device according to claim 1, wherein: The invention further comprises a shielding layer, which is disposed in the epitaxial layer and separated from the second conductive structure by the epitaxial layer, wherein the shielding layer has the second conductive type.
4. The semiconductor device according to claim 1, wherein The second conductive structure includes a second conductor layer and a second dielectric layer surrounding the second conductor layer.
5. The semiconductor device according to claim 1, wherein: The second conductive structure includes a pair of second conductor layers and a second dielectric layer surrounding the pair of second conductor layers.
6. The semiconductor device according to claim 1, wherein: Each of the pair of first conductive structures includes a first conductive layer and a first dielectric layer surrounding the first conductive layer.
7. The semiconductor device according to claim 6, wherein: The pair of first conductive structures further includes a pair of bottom conductive layers, wherein the pair of bottom conductive layers are separated from the pair of first conductive layers by the first dielectric layer.
8. The semiconductor device according to claim 1, wherein The pair of well regions is disposed between the pair of first conductive structures.
9. The semiconductor device according to claim 1, wherein: One of the pair of well regions is disposed between the pair of first conductive structures, and the other of the pair of well regions is disposed outside the pair of first conductive structures.
10. The semiconductor device according to claim 8, wherein The invention further comprises: another second conductive structure, and the second conductive structure and the another second conductive structure comprise: a pair of second conductive layers disposed on the pair of well regions and a pair of second dielectric layers surrounding the pair of second conductive layers respectively.
11. The semiconductor device according to claim 10, wherein: The second conductive structure contacts one of the pair of first conductive structures, and the other second conductive structure contacts the other of the pair of first conductive structures.
12. The semiconductor device according to claim 1, wherein It further includes an upper electrode layer and a lower electrode layer, which are respectively arranged on the epitaxial layer and under the substrate.
13. A semiconductor device, characterized in that: include: a substrate; an epitaxial layer disposed on the substrate, wherein the epitaxial layer has a first conductivity type; At least one structural unit, wherein each structural unit comprises: A pair of first conductive structures, disposed at the outermost sides of the structural unit; a second conductive structure disposed on the epitaxial layer; a pair of well regions disposed between the pair of first conductive structures, wherein the pair of well regions have a second conductive type different from the first conductive type; and a pair of doped regions, disposed in the pair of well regions, wherein the pair of doped regions have the first conductivity type, Each structural unit is symmetrical with the second conductive structure as the center.
14. The semiconductor device according to claim 13, wherein: The at least one structural unit further includes at least two shielding layers, wherein in a top view, the at least two shielding layers are connected to each other.
15. A semiconductor device, characterized in that: include: a substrate; an epitaxial layer disposed on the substrate, wherein the epitaxial layer has a first conductivity type; At least one structural unit, wherein each structural unit comprises: a well region disposed in the epitaxial layer, wherein the well region has a second conductivity type different from the first conductivity type; a doped region disposed in the well region, wherein the doped region has the first conductivity type; a first conductive structure disposed in the epitaxial layer; and a second conductive structure disposed on the epitaxial layer, The well region and the first conductive structure are respectively disposed under two sides of the second conductive structure.
16. The semiconductor device according to claim 15, wherein: The first conductive structure includes a first conductive layer and a first dielectric layer surrounding the first conductive layer, wherein the second conductive structure includes a second conductive layer and a second dielectric layer surrounding the second conductive layer, wherein the first conductive layer and the first dielectric layer directly contact the second dielectric layer.
17. The semiconductor device according to claim 16, wherein: The second conductor layer is arranged directly above the well region.
18. The semiconductor device according to claim 15, wherein: The first conductive structure is separated from the well region by the epitaxial layer.
19. The semiconductor device according to claim 15, wherein: Each structural unit further includes a shielding layer disposed under the first conductive structure, wherein the shielding layer has the second conductive type.
20. The semiconductor device according to claim 15, wherein Each structural unit further includes an electron accumulation layer disposed on one side of the first conductive structure.