Spacer profile control using atomic layer deposition in multiple patterning processes

CN120637202APending Publication Date: 2025-09-12LAM RES CORP
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202510512416.X
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Priority Date
2018-01-26
Filing Date
2019-01-22
Publication Date
2025-09-12

Smart Images

  • Figure CN120637202A_ABST
    Figure CN120637202A_ABST
Patent Text Reader

Abstract

Methods and apparatus for controlling spacer profiles using atomic layer deposition (ALD) in multiple patterning processes are described herein. Silicon oxide spacers are deposited on the patterned core material and the target layer of the substrate in a multi-patterning scheme. A first thickness of the silicon oxide spacer is deposited through a plurality of ALD cycles under first oxidation conditions including oxidation time, plasma power, and substrate temperature. A second thickness of the silicon oxide spacer is deposited through a plurality of ALD cycles under a second oxidation condition, wherein the second oxidation condition differs from the first oxidation condition by one or more parameters. After etching the patterned core material, a resulting profile of the silicon oxide spacer depends at least in part on the first and second oxidation conditions.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Integrated atomic layer passivation in TCP etch chamber and in-situ etch-ALP method

    US20190043728A1