Implementation method of RISC-V vector instruction, processor and computer program product

By generating multiple micro-operations and utilizing data buffers and blocking registers for control, the problems of poor performance and high power consumption during the RISC-V vector instruction splitting process are solved, achieving more efficient processor performance and lower power consumption.

CN120670024APending Publication Date: 2025-09-19SANECHIPS TECH CO LTD
7 Cites 6 Cited by

Patent Information

Application Number
CN202411052128.2
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-08-01
Publication Date
2025-09-19

Smart Images

  • Figure CN120670024A_ABST
    Figure CN120670024A_ABST
Patent Text Reader

Abstract

The embodiment of the invention provides an RISC-V vector instruction implementation method, a processor and a computer program product, and the method comprises the steps: generating a plurality of micro-operations according to one RISC-V vector instruction; the micro-operations comprise a first type of micro-operations used for acquiring and storing a source operand required for realizing the RISC-V vector instruction and a second type of micro-operations used for executing operation according to the source operand so as to realize the RISC-V vector instruction; executing the first type of micro-operation to obtain and store all source operands required for realizing the RISC-V vector instruction; and executing the second type of micro-operation according to the source operand. According to the method and the device, the problems of poor performance, high power consumption and complicated functional unit design in the RISC-V vector instruction splitting process in related technologies are solved, and the effects of improving the RISC-V vector instruction splitting performance and reducing the power consumption of RISC-V vector instruction splitting and the complexity of functional unit design are achieved.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Execution method of CASP instruction, microprocessor and computer equipment

    CN110515656A

  • Instruction execution method and device, equipment and storage medium

    CN114675890A

  • Register renaming method and device, instruction decoding method and device, processor and electronic equipment

    CN116107639A

  • Devices, methods, and systems for providing predictors to sequence of microoperations

    CN116302109A

  • Memory access method, processor, electronic equipment and readable storage medium

    CN116909755A

Cited By

  • Microoperation disassembling module, processor and electronic equipment

    CN121029233A

  • Vector instruction processing method, electronic equipment, readable medium and program product

    CN121092215A

  • Vector microoperation splitting method and system based on RISC-V

    CN121233174A

  • Realization method and device of mask vector writing instruction based on RISC-V

    CN121326406A

  • Instruction processing method and device, chip product, computer equipment and storage medium

    CN121764538A