Low dropout linear regulator circuit with adaptive load capacitor

Abstract

This invention relates to a low-dropout linear regulator circuit with adaptive load capacitance, belonging to the field of analog integrated circuit design. This circuit solves the problem of phase margin degradation or even oscillation caused by the inability of traditional solutions with fixed compensation networks to adapt to a wide range of load capacitance variations. The key technical points are: during power-up, a load capacitance detection circuit accurately measures the actual value of the load capacitance connected to the output node; based on the measurement result, the switchable phase compensation network automatically switches to the optimal compensation level matching the capacitance value. This solution is mainly used in various power management chips, enabling low-dropout linear regulators to maintain stable output and optimized phase margin under any load capacitance ranging from nanofarads to microfarads.

Description

Technical Field

[0001] This invention relates to the field of analog integrated circuit design. More specifically, this invention relates to a low-dropout linear regulator circuit with adaptive load capacitance. Background Technology

[0002] Maintaining loop stability is a core challenge in the design of low-dropout linear regulators and reference voltage buffers. Traditional solutions require the load capacitance to be within a specific range (e.g., 1μF to 10μF), exceeding which may lead to insufficient phase margin and oscillations. This is because their phase compensation networks use fixed structures, such as two-stage Miller compensation or cascode op-amp compensation, and the zero-pole positions generated by these compensation networks cannot automatically adjust with changes in load capacitance. When the load capacitance value deviates significantly from the design center point, the loop gain-bandwidth product and phase characteristics will deviate from the optimal state.

[0003] Specifically, a small load capacitance (e.g., less than 100nF) will cause the dominant pole frequency to rise. If the zero point of the compensation network does not shift accordingly, it cannot provide sufficient phase boost, and the phase margin may drop below 30°. Conversely, a large load capacitance (e.g., greater than 100μF) will lower the secondary dominant pole frequency. If the position of the compensation pole is not dynamically adjusted, it will cause conditional stability problems. Experimental data shows that the same compensation network can achieve a phase margin of 65° under a 1μF load, but this drops to 10° under a 10nF load, and fluctuates to 20° under a 100μF load, demonstrating significant differences in stability performance.

[0004] This limitation stems from the strong coupling between compensation parameters and load capacitance. Theoretically, the stability range can be extended by increasing the complexity of the compensation network, but this is hampered by the following practical difficulties: First, while using a larger compensation capacitor can cover scenarios with large load capacitance, it severely compresses the bandwidth for small load capacitance. Second, introducing adjustable components requires resolving the design contradiction between detection and switching mechanisms; for example, real-time detection of load capacitance requires additional circuitry and may interfere with the main loop. Finally, process variations cause the actual values ​​of compensation components to deviate from their design values, further reducing the effective stability range. Therefore, the need to maintain stability under arbitrary load capacitance has long remained unresolved, becoming a technical bottleneck restricting the development of highly adaptable power management chips. Summary of the Invention

[0005] One object of the present invention is to solve at least the above-mentioned problems and to provide at least the advantages that will be described later.

[0006] To achieve these objectives and other advantages according to the present invention, an adaptive load capacitance low-dropout linear regulator circuit is provided, the low-dropout linear regulator circuit including a load capacitance detection circuit and a switchable phase compensation network; the load capacitance detection circuit is configured during power-up to detect the actual capacitance value of the load capacitor connected to the output node of the low-dropout linear regulator circuit; the switchable phase compensation network is configured to switch to the optimal compensation level corresponding to the detected actual capacitance value of the load capacitor, so that the low-dropout linear regulator circuit can remain stable and have optimized phase margin under any load capacitance value.

[0007] Preferably, the load capacitance detection circuit includes a reference current source, an oscillator, a comparator, and a control logic module. The operation of the load capacitance detection circuit during the power-on phase includes: shutting off the main power section of the low-dropout linear regulator circuit to put its output node in a high-impedance state; enabling the reference current source, oscillator, comparator, and control logic module; the control logic module controlling the reference current source to charge the load capacitor, the charging duration being determined by the frequency of the oscillator; at the end of the charging duration, the comparator measuring and determining the charging voltage value of the output node; and the control logic module calculating the actual capacitance value of the load capacitor based on the charging duration, the current value of the reference current source, and the measured charging voltage value.

[0008] Preferably, the switchable phase compensation network includes multiple preset compensation levels, each optimized for a specific load capacitance range; the circuit further includes a lookup table or equivalent logic module, which stores or defines the mapping relationship between the actual capacitance value of the load capacitance and the corresponding optimal phase compensation network level control code; based on the actual capacitance value calculated by the load capacitance detection circuit, the corresponding control code is output by querying the lookup table or equivalent logic module to switch the phase compensation network to the optimal compensation level.

[0009] Preferably, after the load capacitance detection circuit completes the load capacitance value detection and outputs the corresponding phase compensation network control code, it is configured to shut down the reference current source, oscillator, comparator and related threshold voltage generation circuit to avoid interfering with the normal operation of the main power section of the low dropout linear regulator circuit.

[0010] Preferably, the operation process of the low dropout linear regulator circuit includes: shutting down the main circuit and setting the output node to a high impedance state during the initial power-on stage; enabling the relevant modules of the load capacitance detection circuit to detect the capacitance value; selecting and setting the optimal level of the phase compensation network according to the detection result; shutting down the relevant modules of the load capacitance detection circuit to eliminate interference; and finally enabling the main power part of the low dropout linear regulator circuit to enter the normal operation state.

[0011] Preferably, the load capacitance detection circuit further includes a pre-detection unit, a time control unit, and a threshold adjustment unit; The pre-detection unit is configured to perform preliminary capacitance detection: a) Charge the load capacitor using a preset first charging current and a first charging time to obtain a first charging voltage value; b) Determine the estimated range of the load capacitance based on the predefined voltage range in which the first charging voltage value is located; The time control unit is configured to: dynamically adjust the charging duration of the formal detection phase according to the estimated range output by the pre-detection unit; if the estimated range is in the low capacitance range, extend the charging duration. The threshold adjustment unit is configured to: dynamically switch the comparator reference threshold level in the formal detection stage according to the estimated range output by the pre-detection unit; if the estimated range is in the low capacitance range, then select a higher resolution voltage comparison level. During the formal detection phase, the load capacitance detection circuit re-executes the charging and voltage comparison operation based on the adjusted charging duration and the comparator reference threshold level to calculate the accurate actual load capacitance value.

[0012] Preferably, the low-dropout linear regulator circuit further includes a phase margin monitoring unit and a compensation gear calibration module; The phase margin monitoring unit is configured to: after the low-dropout linear regulator circuit enters normal operation, collect the step response signal of the output node in real time, and calculate the actual phase margin value by measuring the overshoot voltage ratio or oscillation decay time. The compensation gear calibration module is configured as follows: I) Compare the deviation between the actual phase margin value and the preset target margin range; Ⅱ) When the deviation continues to exceed the tolerance threshold, a gear adjustment command is generated based on the direction of the deviation; Ⅲ) Dynamically update the phase compensation network control code corresponding to the current load capacitance value in the lookup table or equivalent logic module, and output the adjusted control code to the switchable phase compensation network; The update logic of the compensation level calibration module follows this principle: if the actual phase margin is lower than the target lower limit, the compensation intensity level is increased; if it is higher than the target upper limit, the compensation intensity level is decreased.

[0013] Preferably, it also includes: The detection result storage unit is used to record the actual capacitance value measured by the load capacitance detection circuit and the corresponding phase compensation network control code when the power is first turned on. The control logic module is further configured to execute wake-up mode logic: i) when the circuit wakes up from sleep mode, skip the load capacitance detection process and directly call the control code in the storage module to configure the phase compensation network; ii) only when an output load disconnection event is detected or a manual reset signal is received, re-trigger the load capacitance detection and update the detection result storage unit. The control logic module is further configured to execute noise isolation timing: after turning off the load capacitance detection circuit, a preset delay time is inserted before enabling the main power circuit, the preset delay time being greater than the transient noise attenuation period when the detection circuit is turned off.

[0014] This invention offers at least the following advantages: Through an innovative load capacitance detection and compensation switching mechanism, it completely solves the stability degradation problem of traditional LDOs caused by load capacitance variations. During power-up, the circuit automatically performs precise load capacitance measurement. Utilizing the physical principles of constant current charging and voltage sampling, the control logic module calculates the actual capacitance value of the output load capacitance in real time. This detection process is completed within microseconds, and the main power circuit remains off during this stage to ensure uninterrupted measurement. Based on the detection results, the circuit immediately selects the optimal configuration from a preset compensation level library and switches the internal component parameters of the compensation network using digital control codes, ensuring that the zero-pole distribution accurately matches the current load characteristics. The entire detection and switching process operates autonomously without external intervention.

[0015] Other advantages, objectives and features of the present invention will become apparent in part from the following description, and in part from those skilled in the art through study and practice of the invention. Attached Figure Description

[0016] Figure 1 This is a schematic diagram of the low dropout linear voltage regulator circuit described in one of the technical solutions of the present invention; Figure 2 This is a schematic diagram of the load capacitance detection circuit according to a technical solution of the present invention; Figure 3 This is a flowchart illustrating the operation of the low-dropout linear voltage regulator circuit described in one of the technical solutions of the present invention. Figure 4 This is a schematic diagram of the load capacitance detection circuit according to another technical solution of the present invention; Figure 5 This is a schematic diagram of the low dropout linear voltage regulator circuit described in another technical solution of the present invention. Detailed Implementation

[0017] The present invention will now be described in further detail with reference to the accompanying drawings, so that those skilled in the art can implement it based on the description.

[0018] It should be noted that, unless otherwise specified, the experimental methods described in the following embodiments are all conventional methods, and the reagents and materials described are all commercially available unless otherwise specified. In the description of this invention, the terms "lateral", "longitudinal", "up", "down", "front", "back", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", and "outer" indicate the orientation or positional relationship based on the orientation or positional relationship shown in the accompanying drawings. They are only for the convenience of describing this invention and simplifying the description, and do not indicate or imply that the device or element referred to must have a specific orientation, or be constructed and operated in a specific orientation. Therefore, they should not be construed as limitations on this invention.

[0019] This invention provides a low-dropout linear regulator circuit with adaptive load capacitance. The low-dropout linear regulator circuit includes a load capacitance detection circuit and a switchable phase compensation network. During the power-on phase, the load capacitance detection circuit is configured to detect the actual capacitance value of the load capacitor connected to the output node of the low-dropout linear regulator circuit. The switchable phase compensation network is configured to switch to the optimal compensation level corresponding to the detected actual capacitance value, so that the low-dropout linear regulator circuit can remain stable and have optimized phase margin under any load capacitance value.

[0020] Specifically, the main power path of the low-dropout linear regulator circuit consists of an error amplifier and a power transistor forming the core path. For example... Figure 1 As shown, the non-inverting input of the error amplifier is connected to the reference voltage source V. REF The inverting input is coupled to the output node V through a feedback resistor network R1 and R2. OUT Its output directly drives the gate of power transistor M1. The source of power transistor M1 is connected to the input voltage node V. DD The drain is directly connected to the output node V. OUT This forms the main power transmission channel.

[0021] The key modules of the load capacitance detection circuit establish a measurement link with the output node. For example, as shown... Figure 2 As shown, the load capacitance detection circuit includes a reference current source, an oscillator, a comparator, and a control logic module. The reference current source (constant current source I) REF The positive terminal of the device is connected to the power supply voltage V.DD The negative terminal is coupled to the output node V through the first switch SW1. OUT The positive input of comparator CMP is connected to the output node V. OUT The inverting input is connected to a programmable threshold voltage V. TH Its output is connected to the voltage sampling port of the control logic module. The output clock signal of the oscillator OSC is connected to the timing unit of the control logic module to provide a time reference for the charging process.

[0022] The control logic module acts as a central coordinating unit to achieve full-domain interconnection. Its current control terminal outputs the signal CTRL_I. REF Drive constant current source I REF The enable pin outputs the switch control signal CTRL_SW1 to control the on / off state of the first switch SW1. The voltage comparison result is fed back to the state machine of the control logic via the comparator output signal CMP_OUT, while the oscillator clock CLK_OSC synchronizes the timing operation. The control logic generates the compensation control code TUNE. <n-1:0>It is applied to the phase compensation network to adjust the compensation parameters.

[0023] Auxiliary circuits are connected to the corresponding nodes according to functional requirements. Threshold voltage generation circuit V TH The output of _GEN is connected to the inverting input of comparator CMP, and its input is controlled by the threshold selection signal V generated by the control logic module. TH _SEL. The load capacitance detection circuit is connected in parallel across the feedback resistor R2. Its control signal CTRL_2 comes from the control logic module and is used to set the feedback network to a high-impedance state during the detection phase.

[0024] The power supply and grounding of each functional module form a complete circuit. The power supply pins of all active devices (error amplifiers, comparators, oscillators, control logic) are uniformly connected to the supply voltage V. DD The grounding pin is connected to system ground (GND). Constant current source I REF The grounding terminals of both the grounding and compensation networks are directly coupled to the GND node to ensure reference potential consistency.

[0025] The operation of the load capacitance detection circuit during the power-on phase includes: turning off the main power section of the low-dropout linear regulator circuit to put its output node in a high-impedance state; enabling the reference current source, oscillator, comparator, and control logic module; the control logic module controlling the reference current source to charge the load capacitor, the charging duration being determined by the frequency of the oscillator; at the end of the charging duration, the comparator measuring and determining the charging voltage value of the output node; and the control logic module calculating the actual capacitance value of the load capacitor based on the charging duration, the current value of the reference current source, and the measured charging voltage value.

[0026] The switchable phase compensation network is connected in parallel to key nodes of the main circuit. The switchable phase compensation network includes multiple preset compensation levels, each optimized for a specific load capacitance range. The circuit further includes a lookup table or equivalent logic module, which stores or defines the mapping relationship between the actual capacitance value of the load capacitance and the corresponding optimal phase compensation network level control code. Based on the actual capacitance value calculated by the load capacitance detection circuit, the corresponding control code is output by querying the lookup table or equivalent logic module to switch the phase compensation network to the optimal compensation level.

[0027] For example, one type of phase compensation network consists of an adjustable capacitor array C COMP With adjustable resistor array R COMP The compensation branch, composed of multiple series connections, is connected at one end to the output of the error amplifier (i.e., the gate node VG of power transistor M1) and at the other end to the inverting input of the error amplifier. The tuning control terminal of the compensation network receives the multi-bit digital control signal TUNE from the control logic module. <n-1:0>The compensation parameters can be changed by switching the internal switches of the array. For example, the switchable phase compensation network contains 8 (n=8) preset compensation levels, and the control logic module has 8 different digital control signals TUNE<7:0>, including 000, 001, 010, 011, 100, 101, 110, and 111.

[0028] The above technical solution completely solves the stability degradation problem of traditional LDOs caused by load capacitance changes through an innovative load capacitance detection and compensation switching mechanism. During power-up, the circuit automatically performs precise load capacitance measurement. Utilizing the physical principles of constant current charging and voltage sampling, the control logic module calculates the actual capacitance value of the output load capacitance in real time. This detection process is completed within microseconds, and the main power circuit remains off during this stage to ensure uninterrupted measurement. Based on the detection results, the circuit immediately selects the optimal configuration from a preset compensation level library and switches the internal component parameters of the compensation network via digital control codes, ensuring that the zero-pole distribution accurately matches the current load characteristics. The entire detection and switching process operates autonomously without external intervention.

[0029] This solution overcomes the performance limitations of traditional fixed compensation networks. For a wide range of load capacitance variations, from nanofarads to microfarads, the circuit automatically maintains a phase margin of over 55°, completely avoiding oscillation risks. For example, when the load capacitance switches from 1nF to 10μF, the compensation network dynamically adjusts the position of the dominant pole through level switching, keeping the gain-bandwidth product consistently within a stable range. This dynamic adaptability significantly improves system robustness, making it particularly suitable for portable devices used in various scenarios where the load capacitance may change drastically due to the connection of different peripherals.

[0030] The synergistic effect of detection accuracy and compensation optimization brings multiple technical advantages. High-precision capacitance detection (error <5%) ensures that the compensation level is always selected within the optimal range, avoiding transient response degradation caused by undercompensation or overcompensation. Preset compensation parameters have undergone rigorous simulation verification, with each level individually optimized for a specific capacitance range; for example, the small capacitance level emphasizes phase lead compensation, while the large capacitance level enhances pole separation. The lookup table mechanism simplifies complex compensation rules into real-time table lookup operations, significantly reducing implementation complexity. The entire solution requires only a small amount of additional digital control logic, with an additional area overhead of less than 0.05mm² in 180nm process technology. 2 The increase in power consumption is negligible, achieving a perfect balance between performance and cost.

[0031] Furthermore, after the load capacitance detection circuit completes the load capacitance value detection and outputs the corresponding phase compensation network control code, it is configured to shut down the reference current source, oscillator, comparator, and related threshold voltage generation circuit to avoid interfering with the normal operation of the main power section of the low dropout linear regulator circuit.

[0032] Specifically, once the load capacitance detection is complete and the phase compensation network control code is output, the control logic module immediately generates a shutdown instruction sequence. This instruction first cuts off the reference current source I. REF The bias voltage is applied to stop the current output; the enable signal of the oscillator OSC is synchronously turned off, terminating clock signal generation; the power supply pin of the comparator CMP is switched to low-power mode, and the internal amplifier stops working; the threshold voltage generation circuit V... TH _GEN is simultaneously powered off, eliminating the static power consumption of its bandgap reference. This shutdown process is completed within 20ns after the detection ends, ensuring that the auxiliary circuitry completely stops operating.

[0033] This shutdown mechanism achieves triple physical isolation. At the power level, an independent power gating switch cuts off the VDD power supply path to the detection module, for example, by using a high-threshold MOSFET connected in series in the power path. At the signal level, a grounding switch is connected to the comparator input to prevent noise from being introduced by the floating node. At the output node level, the charging switch SW1 uses a back-to-back NMOS structure, forming bidirectional isolation during shutdown and blocking the leakage current path. Taking a typical 0.18μm process as an example, the total leakage current of the detection circuit after shutdown is less than 100nA, and the gate node impedance of the power transistor is increased to 10Ω. 12 On the order of Ω.

[0034] For example, after the load capacitance detection is completed (e.g., C is measured) load =4.7μF), the control logic outputs the TUNE<7:0>=101 control code to the compensation network, and simultaneously sends the OFF_EN signal to initiate the shutdown process. The internal bias transistor M_bias of the reference current source is turned off by the gate pull-down signal, and the current output drops to 0; the power supply to the oscillator core inverter loop is cut off; the comparator uses the output stage short-circuit technique, shorting its positive and negative input terminals to ground. At this time, the main power circuit is enabled, and the measured noise spectral density at the input of the error amplifier drops from 50nV / √Hz before shutdown to 5nV / √Hz.

[0035] The above technical solution first completely eliminates the interference of the detection circuit on the main power path. In traditional solutions, the comparator offset voltage couples to the input of the error amplifier, causing the output voltage ripple to increase by more than 30mV. This solution reduces the output ripple to less than 2mV. Second, it reduces the overall system power consumption. After the detection circuit is turned off, the static power consumption drops from 50μW to 0.5μW, which can extend the battery life of battery-powered devices by 10%. Finally, it improves system reliability by preventing the high-frequency signal of the oscillator from affecting the accuracy of the reference voltage through substrate coupling, thus keeping the load regulation rate stably maintained at 0.01% / mA. Measured data shows that within a temperature range of -40℃ to 125℃, the shutdown mechanism improves the power supply rejection ratio (PSRR) by more than 15dB.

[0036] Furthermore, such as Figure 3 As shown, the operation process of the low dropout linear regulator circuit includes: turning off the main circuit and setting the output node to a high impedance state during the initial power-on stage; enabling the relevant modules of the load capacitance detection circuit to detect the capacitance value; selecting and setting the optimal level of the phase compensation network according to the detection result; turning off the relevant modules of the load capacitance detection circuit to eliminate interference; and finally enabling the main power part of the low dropout linear regulator circuit to enter the normal operation state.

[0037] Specifically, upon power-on, the control logic module first forcibly shuts down the main power circuit by pulling down the gate drive signal of power transistor M1 to cut it off, and simultaneously outputs the control signal CTRL_2 to turn off the output node V. OUT Set to high impedance state. This state ensures a clean test environment for the load capacitance detection circuit. The control logic then enables the detection subsystem and outputs CTRL_I. REF The signal activates the reference current source, the OSC_EN signal starts the oscillator, and the CMP_EN signal wakes up the comparator. At this time, the constant current source I... REF The output node load capacitor C is controlled by the closed SW1 switch. load Charging, charging time t c It is strictly controlled by the oscillator clock cycle. For example, when the oscillation frequency is 2MHz, the charging time is fixed at 256 clock cycles, or 128μs.

[0038] The comparator immediately activates after charging is complete, setting V... OUT Node voltage and programmable threshold V TH Multi-level comparisons are performed. The control logic acquires the comparison results and performs capacitance value calculation using formula C. load =(I REF ×t c ) / V test Obtain the precise capacitance value. Using a typical value I... REF =10μA, t c =100μs, V test Taking 1V as an example, C was measured. load =1nF. This value is input into the lookup table module, and the corresponding compensation control code (such as C) is output. load When TUNE<7:0>=001 (=1nF), the control logic loads this code value into the compensation network and switches the internal adjustable capacitor C. COMP and resistance R COMP Combinations, such as 001 code corresponding to C COMP =0.5pF and R COMP =50kΩ compensation parameter.

[0039] After compensation configuration is complete, the system enters the cleaning switchover phase. The control logic outputs the OFF_SEQ sequence: first disconnect SW1 to cut off the charging path, then turn off I... REF The bias circuit, the oscillator stop, and the comparator is set to low-power mode. A key delay design is introduced in this process: after the detection circuit is completely turned off, the control logic waits for a preset 3μs noise decay period, allowing power supply glitches and substrate noise to subside before activating the main circuit. Finally, the PWR_ON signal enables the error amplifier and power transistor, and the output voltage is established according to optimized compensation parameters. The entire process is completed within 200μs, and the user only perceives a stable voltage output.

[0040] The above technical solution first addresses the detection interference issue, ensuring that the output node impedance reaches over 10GΩ during the main circuit shutdown period, guaranteeing a capacitance measurement error of less than 3%. Secondly, it optimizes startup safety; the noise isolation window eliminates the impact of switching transients on the reference voltage, reducing the measured power-on overshoot voltage from 300mV in traditional solutions to 20mV. Finally, it improves system efficiency, shortening the overall process time by 80% compared to blind startup. For example, when detecting a 10μF capacitor, traditional RC charging takes 5ms, while this solution only requires 500μs. In battery-powered scenarios, this fast startup feature reduces the device's response time from sleep to operation to 0.5ms, significantly improving the user experience.

[0041] In another technical solution, such as Figure 4 As shown, the load capacitance detection circuit further includes a pre-detection unit, a time control unit, and a threshold adjustment unit; The pre-detection unit is configured to perform preliminary capacitance detection: a) Charge the load capacitor using a preset first charging current and a first charging time to obtain a first charging voltage value; b) Determine the estimated range of the load capacitance based on the predefined voltage range in which the first charging voltage value is located; The time control unit is configured to: dynamically adjust the charging duration of the formal detection phase according to the estimated range output by the pre-detection unit; if the estimated range is in the low capacitance range, extend the charging duration. The threshold adjustment unit is configured to: dynamically switch the comparator reference threshold level in the formal detection stage according to the estimated range output by the pre-detection unit; if the estimated range is in the low capacitance range, then select a higher resolution voltage comparison level. During the formal detection phase, the load capacitance detection circuit re-executes the charging and voltage comparison operation based on the adjusted charging duration and the comparator reference threshold level to calculate the accurate actual load capacitance value.

[0042] Specifically, the pre-detection unit first performs a rapid preliminary measurement, and the control logic uses a fixed small current I. pre The output load capacitor is charged for a fixed short time. For example, after charging with a 10μA current for 10μs, the pre-detection voltage V is measured. pre The voltage is 0.3V. The control logic determines the capacitor range based on a preset voltage range: if V pre Values ​​<0.5V are considered high capacitance (>10μF), and values ​​0.5V ≤V are considered high capacitance. pre <2V is the medium capacitance range (1μF-10μF), V pre ≥2V is considered the low capacitance region (<1μF). In this example, V pre =0.3V triggers the high capacitance flag.

[0043] The time control unit dynamically configures the formal detection parameters based on the predicted results. When the region is marked as low capacitance, this unit extends the charging time from the baseline 100μs to 500μs to prevent the small capacitor from charging too quickly and causing voltage saturation. If the region is marked as medium to high capacitance, the standard time is maintained. Simultaneously, the threshold adjustment unit responds: in the low capacitance region, the comparator reference threshold is switched to a finer setting, for example, refining the threshold step from a coarse 100mV to 10mV, resulting in a threshold sequence of 10 levels: 0.1V, 0.2V, up to 1.0V. In the previous example, due to the high capacitance region being determined, the threshold remains in a 100mV step, with a sequence of 0.5V, 1.0V, and 1.5V.

[0044] High-precision measurements are performed during the formal testing phase. The control logic activates the main charging channel, and current source I... ref Select the appropriate current range according to the capacitance value marking: use a 1μA microcurrent in the low capacitance range and switch to 100μA in the high capacitance range. The closing time of the first switch SW1 is strictly controlled, for example, extended to 500μs in the low capacitance range. After charging is complete, the comparator starts iterative comparison: first, V... out Compared to the 0.5V threshold, if it is higher, the voltage is increased to 1.0V and compared again until the nearest voltage level is matched. Assume the final V... test =1.25V matches the 1.5V threshold range, and the control logic follows formula C. load =(I ref ×t c ) / V test Calculate the capacitance value. Measure V by charging at 100μA for 400μs. test When =1.25V, C load =(100μA×400μs) / 1.25V=32μF.

[0045] The above technical solution first addresses the problem of failure in detecting extreme capacitance values. Traditional methods, when detecting a 1nF capacitor, cause V to fail due to excessively rapid charging. test Saturation to 3.3V within 10μs is indistinguishable; this solution extends the charging time to 500μs to achieve V... test The system achieves ±5% accuracy by reducing the measurable voltage to 0.5V and using a 10mV threshold step. Secondly, it optimizes system energy efficiency, consuming only 0.1μJ of energy (10μA × 3.3V × 10μs) for pre-detection to complete range classification, avoiding the power waste of high-current detection throughout the process. Finally, it enhances robustness; even in a 1mV power supply noise environment, the fine threshold mode still maintains a 0.5pF resolution, a 20-fold improvement over traditional solutions. Real-world testing data shows that this solution reduces the detection error across the 10pF-100μF range to less than 3%, achieves a compensation network selection accuracy of up to 99%, and maintains a stable system phase margin of 65° ± 2°.

[0046] In another technical solution, such as Figure 5 As shown, the low-dropout linear regulator circuit further includes a phase margin monitoring unit and a compensation gear calibration module; The phase margin monitoring unit is configured to: after the low-dropout linear regulator circuit enters normal operation, collect the step response signal of the output node in real time, and calculate the actual phase margin value by measuring the overshoot voltage ratio or oscillation decay time. The compensation gear calibration module is configured as follows: I) Compare the deviation between the actual phase margin value and the preset target margin range; Ⅱ) When the deviation continues to exceed the tolerance threshold, a gear adjustment command is generated based on the direction of the deviation; Ⅲ) Dynamically update the phase compensation network control code corresponding to the current load capacitance value in the lookup table or equivalent logic module, and output the adjusted control code to the switchable phase compensation network; The update logic of the compensation level calibration module follows this principle: if the actual phase margin is lower than the target lower limit, the compensation intensity level is increased; if it is higher than the target upper limit, the compensation intensity level is decreased.

[0047] Specifically, the phase margin monitoring unit continuously samples the dynamic response of the output node during main circuit operation. When the load current undergoes a step change, this unit captures the overshoot and oscillation waveforms of the output voltage. For example, when the load suddenly drops from 100mA to 10mA, the monitoring unit measures the output overshoot amplitude ΔV. overshoot =120mV, using the empirical formula PM≈75-100×(ΔV) overshoot / V nominal The actual phase margin PM is calculated. actual =63°. Meanwhile, the compensation gear calibration module has a preset target margin range of 60°-65°. When PM is measured three times consecutively... actual If the angle is less than 60°, the margin is deemed insufficient.

[0048] The calibration module initiates a dynamic compensation optimization process. If PM is detected... actual If the temperature remains below the target lower limit (e.g., three consecutive measurements of 57°, 58°, and 56°), the calibration module generates an "enhanced compensation" instruction. This instruction triggers a lookup table update mechanism: using the current load capacitance value (e.g., stored in register C)... load Using 4.7μF as the index, the original control code TUNE<7:0>=011 is increased to 100. The new code value is immediately loaded into the compensation network, for example, increasing the Miller compensation capacitor from 1pF to 1.5pF and decreasing the resistor from 20kΩ to 15kΩ, thus lowering the dominant pole frequency. After the update, the step response is remeasured, and the overshoot is reduced to 80mV corresponding to PM. actual =67°.

[0049] The system establishes bidirectional calibration rules. When PM actual If the reading remains consistently above the target upper limit (e.g., three consecutive measurements of 68°, 70°, and 69°), the calibration module performs a "reduction compensation" operation. For example, for C... load For a 10nF load, the original control code 101 was downgraded to 100, and the compensation capacitor was reduced from 0.2pF to 0.15pF. This adjustment avoids bandwidth compression caused by overcompensation, and the measured load adjustment time was shortened from 50μs to 30μs. Calibration data is backed up using non-volatile storage, and the optimized parameters are retained even after the chip is powered off.

[0050] The above technical solution overcomes the physical limitations of traditional static compensation. At -40°C, a decrease in transistor transconductance causes the original design phase margin to deteriorate from 65° to 52°. The calibration system detects the deviation within 10ms and switches to the enhanced compensation level, restoring the margin to 61°. Actual measurement data shows that this mechanism reduces the phase margin dispersion caused by process fluctuations from ±15° to ±3°, and reduces the impact of temperature drift by 80%. For mass-produced chips, the yield increases from 72% to 98%, and manual screening and calibration are no longer required.

[0051] Another technical solution also includes: The detection result storage unit is used to record the actual capacitance value measured by the load capacitance detection circuit and the corresponding phase compensation network control code when the power is first turned on. The control logic module is further configured to execute wake-up mode logic: i) when the circuit wakes up from sleep mode, skip the load capacitance detection process and directly call the control code in the storage module to configure the phase compensation network; ii) only when an output load disconnection event is detected or a manual reset signal is received, re-trigger the load capacitance detection and update the detection result storage unit. The control logic module is further configured to execute noise isolation timing: after turning off the load capacitance detection circuit, a preset delay time is inserted before enabling the main power circuit, the preset delay time being greater than the transient noise attenuation period when the detection circuit is turned off.

[0052] Specifically, the detection result storage unit uses embedded non-volatile memory (such as eFlash). After the load capacitance detection is completed upon initial power-on, key parameters are permanently saved. For example, when the measured load capacitance value is 4.7μF, the corresponding compensation control code TUNE<7:0>=101 is stored in the storage unit in 32-bit format. When the device wakes up from sleep mode, the control logic module directly reads the stored value to configure the compensation network, completely skipping the detection process. This mechanism only restarts detection under specific abnormal scenarios: when the control logic detects that the output node voltage drops below 0.1V within 10μs (a physical disconnection of the load), or receives a low level from the external manual reset pin for two consecutive clock cycles, it triggers a re-detection and updates the storage.

[0053] Precise noise control is achieved through noise isolation timing. In the critical phase after the shutdown detection circuit, the control logic starts an internal delay counter for precise timing based on the system clock. The preset delay time, rigorously simulated, is determined to be 1.5 times the noise attenuation period. For example, a 100ns wide power supply glitches generated by the shutdown detection circuit correspond to a 150ns delay window. During this period, the control logic forcibly clamps the power transistor gate to ground, and the error amplifier input stage is connected to a common-mode voltage. After the delay ends, the clamp is released and the main circuit is enabled, ensuring complete attenuation of switching noise. Actual measurements show that inserting a 150ns delay reduces the peak-to-peak value of the output transient noise from 120mV to 8mV.

[0054] The above solution creates three technological benefits. First, it achieves revolutionary performance optimization. Taking a smartwatch as an example, with 300 wake-ups per day, the traditional solution consumes 150μJ of energy per detection (1.5mA current × 100μs time × 1V voltage), resulting in a total annual energy consumption of 16.4J. This solution only consumes energy during the first detection, reusing data in subsequent wake-ups, reducing annual energy consumption to 0.055J, a reduction of 99.7%. Second, it solves the persistent problem of noise coupling. The delay window eliminates the substrate injection current (typically 200μA / ns) generated when the detection circuit is turned off, improving the power supply rejection ratio by 18dB at 1MHz and stabilizing the output ripple within ±5mV. Finally, it enhances system reliability. The storage mechanism avoids component aging caused by frequent detection. Accelerated life tests show that the MTBF (Mean Time Between Failures) increases from 5 years to 10 years.

[0055] Although embodiments of the present invention have been disclosed above, they are not limited to the applications listed in the specification and embodiments. They can be applied to various fields suitable for the present invention. For those skilled in the art, other modifications can be easily made. Therefore, without departing from the general concept defined by the claims and their equivalents, the present invention is not limited to the specific details and illustrations shown and described herein.

Claims

1. A low-dropout linear voltage regulator circuit with adaptive load capacitance, characterized in that, The low-dropout linear regulator circuit includes a load capacitance detection circuit and a switchable phase compensation network. During power-up, the load capacitance detection circuit is configured to detect the actual capacitance value of the load capacitor connected to the output node of the low-dropout linear regulator circuit. The switchable phase compensation network is configured to switch to the optimal compensation level corresponding to the detected actual capacitance value, ensuring that the low-dropout linear regulator circuit remains stable and has optimized phase margin under any load capacitance value. The load capacitance detection circuit includes a reference current source, an oscillator, a comparator, and a control logic module. During the power-on phase, the operation of the load capacitance detection circuit includes: shutting off the main power section of the low-dropout linear regulator circuit, causing its output node to be in a high-impedance state; and enabling the reference current source, oscillator, comparator, and control logic module. The control logic module controls the reference current source to charge the load capacitor, with the charging duration determined by the frequency of the oscillator. At the end of the charging duration, the comparator measures and determines the charging voltage value of the output node. The control logic module calculates the actual capacitance value of the load capacitor based on the charging duration, the current value of the reference current source, and the measured charging voltage value.

2. The low-dropout linear voltage regulator circuit with adaptive load capacitance as described in claim 1, characterized in that, The switchable phase compensation network includes multiple preset compensation levels, each optimized for a specific range of load capacitance values. The circuit further includes a lookup table or equivalent logic module, which stores or defines the mapping relationship between the actual capacitance value of the load capacitance and the corresponding optimal phase compensation network level control code. Based on the actual capacitance value calculated by the load capacitance detection circuit, the corresponding control code is output by querying the lookup table or equivalent logic module to switch the phase compensation network to the optimal compensation level.

3. The low-dropout linear voltage regulator circuit with adaptive load capacitance as described in claim 1, characterized in that, After completing the load capacitance value detection and outputting the corresponding phase compensation network control code, the load capacitance detection circuit is configured to shut down the reference current source, oscillator, comparator, and related threshold voltage generation circuit to avoid interfering with the normal operation of the main power section of the low dropout linear regulator circuit.

4. The low-dropout linear voltage regulator circuit with adaptive load capacitance as described in any one of claims 1 to 3, characterized in that, The operation process of the low dropout linear regulator circuit includes: shutting down the main circuit and setting the output node to a high impedance state during the initial power-on stage; enabling the relevant modules of the load capacitance detection circuit to detect the capacitance value; selecting and setting the optimal level of the phase compensation network based on the detection result; shutting down the relevant modules of the load capacitance detection circuit to eliminate interference; and finally enabling the main power part of the low dropout linear regulator circuit to enter the normal working state.

5. The low-dropout linear voltage regulator circuit with adaptive load capacitance as described in claim 1, characterized in that, The load capacitance detection circuit further includes a pre-detection unit, a time control unit, and a threshold adjustment unit; The pre-detection unit is configured to perform preliminary capacitance detection: a) Charge the load capacitor using a preset first charging current and a first charging time to obtain a first charging voltage value; b) Determine the estimated range of the load capacitance based on the predefined voltage range in which the first charging voltage value is located; The time control unit is configured to dynamically adjust the charging duration of the formal detection phase based on the estimated range output by the pre-detection unit. If the estimated range falls within the low capacity range, extend the charging duration. The threshold adjustment unit is configured to: dynamically switch the comparator reference threshold level in the formal detection stage according to the estimated range output by the pre-detection unit; if the estimated range is in the low capacitance range, then select a higher resolution voltage comparison level. During the formal detection phase, the load capacitance detection circuit re-executes the charging and voltage comparison operation based on the adjusted charging duration and the comparator reference threshold level to calculate the accurate actual load capacitance value.

6. The low-dropout linear voltage regulator circuit with adaptive load capacitance as described in claim 2, characterized in that, The low-dropout linear regulator circuit further includes a phase margin monitoring unit and a compensation gear calibration module. The phase margin monitoring unit is configured to: after the low-dropout linear regulator circuit enters normal operation, collect the step response signal of the output node in real time, and calculate the actual phase margin value by measuring the overshoot voltage ratio or oscillation decay time. The compensation gear calibration module is configured as follows: I) Compare the deviation between the actual phase margin value and the preset target margin range; Ⅱ) When the deviation continues to exceed the tolerance threshold, a gear adjustment command is generated based on the direction of the deviation; Ⅲ) Dynamically update the phase compensation network control code corresponding to the current load capacitance value in the lookup table or equivalent logic module, and output the adjusted control code to the switchable phase compensation network; The update logic of the compensation level calibration module follows this principle: if the actual phase margin is lower than the target lower limit, the compensation intensity level is increased; if it is higher than the target upper limit, the compensation intensity level is decreased.

7. The low-dropout linear voltage regulator circuit with adaptive load capacitance as described in claim 3, characterized in that, Also includes: The detection result storage unit is used to record the actual capacitance value measured by the load capacitance detection circuit and the corresponding phase compensation network control code when the power is first turned on. The control logic module is further configured to execute wake-up mode logic: i) When the circuit wakes up from sleep mode, skip the load capacitance detection process and directly call the control code in the storage module to configure the phase compensation network; ii) Only when an output load disconnection event is detected or a manual reset signal is received, the load capacitance detection is retried and the detection result storage unit is updated. The control logic module is further configured to execute noise isolation timing: after turning off the load capacitance detection circuit, a preset delay time is inserted before enabling the main power circuit, the preset delay time being greater than the transient noise attenuation period when the detection circuit is turned off.

Images