超级结半导体功率器件及其制造方法

By employing heavily doped substrates and conductive columnar structures in deep trench superjunction semiconductor power devices, combined with a bottom insulating dielectric layer, the problems of process precision and uniformity were solved, the stability of device breakdown voltage and dynamic performance was improved, and the mass production process window was optimized.

CN121078771BActive Publication Date: 2026-07-17WUXI SHANGJIA SEMICON CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
WUXI SHANGJIA SEMICON CO LTD
Filing Date
2025-09-09
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing deep trench superjunction semiconductor power devices have extremely high requirements for process precision, uniformity, and stability, which limits the expansion of mass production scale and the uniformity and controllability of product performance.

Method used

A deep trench is filled with a heavily doped substrate of the first conductivity type and a doped monocrystalline silicon of the second conductivity type, combined with a bottom insulating dielectric layer to form an alternating columnar structure of conductivity types. The electric field strength at the bottom of the deep trench is maintained by a thick dielectric layer, thus optimizing the process window.

Benefits of technology

It improves the withstand voltage stability and dynamic performance stability of the device, optimizes the process window, enhances avalanche breakdown characteristics and surge performance, and ensures stable mass production of the device and expansion of production capacity of new equipment.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121078771B_ABST
    Figure CN121078771B_ABST
Patent Text Reader

Abstract

本发明提供一种超级结半导体功率器件及其制造方法,所述超级结半导体功率器件包括重掺杂的第一导电类型衬底,在重掺杂的第一导电类型衬底上设有第一导电类型外延层;在第一导电类型外延层中设有深沟槽;所述深沟槽的底部设有底绝缘介质层;在深沟槽中填充有第二导电类型掺杂单晶硅,形成第二导电类型柱状外延;从而在第一导电类型外延层中形成交替分布的第一导电类型柱状外延和第二导电类型柱状外延;第一导电类型柱状外延位于相邻的两个第二导电类型柱状外延之间;在第二导电类型柱状外延的顶部设有第二导电类型阱区;本发明能够提高器件耐压稳定性和动态性能稳定性,并优化工艺窗口。
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Power semiconductor device structure suitable for deep groove and manufacturing method

    CN107403839A

  • Deep trench MOS device for improving EMI and manufacturing method thereof

    CN111668292A