时间交织架构ADC的带宽失配校准系统及其方法

By detecting and adjusting the transition point error of the sub-ADC in the analog domain, the mathematical complexity and hardware overhead of bandwidth mismatch in time-interleaved architecture ADCs are solved, achieving low-cost and efficient bandwidth mismatch calibration and improving the dynamic performance of the ADC.

CN121217136BActive Publication Date: 2026-07-17JOYWELL SEMICON (SHANGHAI) CO LTD

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
JOYWELL SEMICON (SHANGHAI) CO LTD
Filing Date
2025-09-15
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing time-interleaved architecture ADC bandwidth mismatch calibration schemes suffer from high mathematical computational complexity, large hardware overhead, and dependence on specific single-tone signals.

Method used

By utilizing a bandwidth adjustment unit and controller in the analog domain, the transition point error of the sub-ADC is detected, and the bandwidth adjustment codeword is calculated based on the transition point error. The bandwidth of the sub-ADC is directly adjusted to achieve calibration, avoiding the need for complex digital filters and high-precision single-tone signals.

Benefits of technology

It achieves low-complexity and low-cost bandwidth mismatch calibration, significantly improves spurious-free dynamic range, reduces power consumption and area overhead, and enhances the dynamic performance of the ADC.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121217136B_ABST
    Figure CN121217136B_ABST
Patent Text Reader

Abstract

本申请涉及半导体集成电路技术领域,公开了一种时间交织架构ADC的带宽失配校准系统及其方法。该系统包括N个子ADC、N个带宽调整单元以及一个控制器。首先向所有子ADC输入一个统一的校准信号,并使每个子ADC均对该信号的过渡沿进行采样。控制器根据各子ADC的采样输出,检测并确定每一个子ADC在过渡沿处的过渡点误差。控制器基于该误差与一个预设目标值的差异,为相应的子ADC计算出带宽调节码字。该码字被用于驱动带宽调整单元,调节对应子ADC的带宽,从而通过闭环反馈使所有子ADC的带宽趋于一致,实现对带宽失配的自动精确校准。
Need to check novelty before this filing date? Find Prior Art