Systems and methods for isolating failure in die-to-die interconnects

CN121844725APending Publication Date: 2026-04-10MICROSOFT TECHNOLOGY LICENSING LLC
0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-08-01
Publication Date
2026-04-10

Smart Images

  • Figure CN121844725A_ABST
    Figure CN121844725A_ABST
Patent Text Reader

Abstract

Systems and methods for isolating faults in a die-to-die interconnect are provided. The method includes providing a first transmission path along a die-to-die interconnect from a transmitter associated with a first die to an asynchronous buffer associated with a second die. The method also includes providing a second transmission path from a voltage reference circuit arrangement associated with the second die to an asynchronous buffer associated with the second die. The method further includes simultaneously enabling both the first transmission path and the second transmission path to allow the asynchronous buffer to receive inputs from both a transmitter associated with the first die and a voltage reference circuit arrangement associated with the second die such that the inputs received by the asynchronous buffer indicate: (1) no failure in the die-to-die interconnect; (2) an open circuit fault in the die-to-die interconnect, or (3) a short circuit fault in the die-to-die interconnect.
Need to check novelty before this filing date? Find Prior Art