一种基于FPGA重构的多制式无线测试方法及系统

The multi-standard wireless testing method reconstructed by FPGA solves the problems of wasteful hardware resources, poor compatibility, and low switching efficiency of existing test equipment. It realizes hardware resource sharing and seamless switching between multiple standards, improves test efficiency and accuracy, and reduces costs.

CN121968127BActive Publication Date: 2026-07-17CHENGDU KSW TECH

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
CHENGDU KSW TECH
Filing Date
2026-03-27
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing wireless communication test equipment suffers from serious waste of hardware resources, poor compatibility, insufficient flexibility, and low efficiency in switching between multiple standards, resulting in high testing costs, low efficiency, poor scalability, and an inability to meet the testing needs of multiple scenarios and types.

Method used

A multi-mode wireless testing method based on FPGA reconstruction is adopted. Through a unified hardware platform and dynamic FPGA reconstruction, the testing functions of different wireless communication standards can be flexibly and seamlessly switched. By utilizing the combination of backplane interconnect module, eight-channel signal processing module, RF channel module, clock module, main control module and power supply module, seamless switching of multiple standards and sharing of hardware resources can be achieved.

Benefits of technology

Significantly improves testing efficiency, reduces testing costs, enables seamless switching between multiple standards, enhances testing accuracy and equipment integration, and adapts to the needs of miniaturized and integrated testing scenarios.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121968127B_ABST
    Figure CN121968127B_ABST
Patent Text Reader

Abstract

本发明属于通信测试技术领域,具体涉及一种基于FPGA重构的多制式无线测试方法及系统,应用于由背板互联、八通道信号处理、射频通道、时钟、主控及电源模块组成的测试系统,通过上电自检、供电、时钟分发及总线建立;匹配并上传待测试制式的FPGA重构固件,基于FPP×32模式动态加载固件完成FPGA重构;解析上位机测试指令,分总线下发参数并完成射频链路搭建与时序校准;分发射 / 接收模式完成多制式射频信号收发及基带处理,生成测试数据;整合各模块工作状态;无需断电,重复S2‑S5实现多制式测试无缝切换;完成测试收尾与系统复位。通过FPGA动态重构实现多制式测试灵活适配,大幅提升测试效率、降低测试成本。
Need to check novelty before this filing date? Find Prior Art