相控阵一体化集成印制电路板层叠结构及制板方法

By integrating design and copper paste sintering process, the problems of high-frequency signal loss and interlayer interference in phased array antenna equipment have been solved, achieving low-loss transmission of high-frequency signals and compact design of equipment, reducing production costs and complexity.

CN122054451BActive Publication Date: 2026-07-17HUNAN SIBEITU TECH CO LTD

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
HUNAN SIBEITU TECH CO LTD
Filing Date
2026-04-20
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing phased array antenna equipment suffers from high signal loss, low connector reliability, large equipment size, high assembly complexity, high cost, and severe interlayer interference in high-frequency signal transmission scenarios. Furthermore, existing integration solutions have low manufacturing yield and are difficult to mass-produce.

Method used

The antenna array and multi-functional board are integrated into one PCB by lamination, eliminating the need for RF and power connectors. It adopts an alternating layered reference ground structure and copper paste sintering process, combined with back-drilling technology, to achieve low-loss transmission of high-frequency signals and electromagnetic shielding.

Benefits of technology

It significantly improves signal transmission integrity, reduces equipment size and weight, simplifies assembly processes, increases manufacturing yield and equipment stability, reduces production costs, and solves interlayer interference and electromagnetic interference problems.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122054451B_ABST
    Figure CN122054451B_ABST
Patent Text Reader

Abstract

本发明涉及相控阵一体化集成印制电路板层叠结构及制板方法,属于卫星通信设备技术领域。层叠结构包括:天线阵面板,包括自上而下层叠设置的天线贴片层、缝隙层、耦合馈线层、馈线参考地层与公共参考地层;多功能板位于天线阵面板下方,二者一体化压合形成单块PCB;多功能板包括自上而下层叠设置的电源网络层、控制网络层、多波束网络层、T组件SIP层;多波束网络层包括交替层叠设置的至少两个参考地层与至少两个多波束网络子层;公共参考地层与电源网络层直接上下相邻设置;T组件SIP层包括第五参考地层和位于其下方的底部器件层,底部器件层为PCB的底层表面。本发明大幅减小设备体积与重量,提升高频性能与整机稳定性。
Need to check novelty before this filing date? Find Prior Art