Variable speed phase interpolator

By adjusting the power supply voltage of the voltage-controlled oscillator and the delay of the phase interpolator in the phase-locked loop, the problem of clock signal waveforms not conforming to the intermediate phase at different clock frequencies was solved, achieving a good approximation of the clock signal and improving the reliability and efficiency of data transmission.

CN122092855APending Publication Date: 2026-05-26SAMSUNG ELECTRONICS CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202511706072.2
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Priority Date
2025-06-16
Filing Date
2025-11-20
Publication Date
2026-05-26

Smart Images

  • Figure CN122092855A_ABST
    Figure CN122092855A_ABST
Patent Text Reader

Abstract

A variable speed phase interpolator is provided. In some embodiments, a system includes: a phase-locked loop; a phase interpolator; and an interposer control circuit. The phase-locked loop may include an oscillator and an oscillator control circuit. The oscillator control circuit may be configured to set a value of an oscillator parameter to control an oscillation frequency of the oscillator. The interpolator control circuit may be configured to adjust a phase interpolator parameter of the phase interpolator based on a value of the oscillator parameter.
Need to check novelty before this filing date? Find Prior Art