Dynamic initiator throttling in networks-on-chip
By using a dynamic network condition-aware throttling mechanism, the problem of NOC congestion in integrated circuits is solved, achieving more efficient bandwidth utilization and performance optimization.
CN122309439APending Publication Date: 2026-06-30ALTERA CORP
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- ALTERA CORP
- Filing Date
- 2025-11-28
- Publication Date
- 2026-06-30
AI Technical Summary
Technical Problem
Network on-chip (NOC) in existing integrated circuits is prone to congestion. Static throttling settings cannot effectively cope with dynamic service changes, resulting in insufficient bandwidth utilization and possible over-limitation, which affects overall performance.
Method used
A dynamic network condition-aware throttling mechanism is adopted, which detects the queue fullness through the target bridge and router, dynamically adjusts the transmission rate of the initiating bridge, and uses the central service manager for global optimization.
Benefits of technology
It effectively prevents NOC congestion, improves bandwidth utilization, dynamically adapts to business changes, avoids excessive bandwidth throttling, and enhances overall system performance.
✦ Generated by Eureka AI based on patent content.
Smart Images
Figure CN122309439A_ABST
Abstract
Systems, methods, and circuitry are provided for dynamically controlling an on-chip network (NOC) of an integrated circuit device. The integrated circuit device may include a first circuit system, a second circuit system, and an on-chip network (NOC). The NOC can transmit packetized data from an initiating bridge connected to the first circuit system to a destination bridge connected to the second circuit system, and dynamically limit the transmission rate of the initiating bridge based on the network conditions of the NOC.
Need to check novelty before this filing date? Find Prior Art