Semiconductor manufacturing apparatus component

By using a double-layer ceramic plate structure and a highly corrosion-resistant bonding layer, the problems of insufficient corrosion resistance and power waste in components used in semiconductor manufacturing equipment are solved, plasma generation efficiency is improved, and a highly efficient semiconductor manufacturing process is achieved.

CN122423364APending Publication Date: 2026-07-17NGK INSULATORS LTD
View PDF 1 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
NGK INSULATORS LTD
Filing Date
2023-12-21
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing semiconductor manufacturing equipment components suffer from insufficient corrosion resistance, power waste, and low plasma generation efficiency when using metal bonding layers between ceramic plates and cooling plates.

Method used

The system employs a double-layer ceramic plate structure, using a first metal bonding layer as the RF electrode and a second bonding layer with high corrosion resistance and low thermal expansion coefficient formed by the TCB method. Combined with a metal-ceramic composite cooling plate, this ensures efficient power utilization and plasma generation efficiency.

Benefits of technology

It achieves high corrosion resistance, low power consumption, and high-efficiency plasma generation, avoiding defects caused by excessive wafer cooling and poor thermal expansion of the bonding layer, thus improving semiconductor manufacturing efficiency.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122423364A_ABST
    Figure CN122423364A_ABST
Patent Text Reader

Abstract

晶片载放台10具备:第一陶瓷板21,其上表面21a具有晶片载放面22,且内置有静电电极23;第二陶瓷板26,其配置于第一陶瓷板21的下表面21b侧;冷却板30,其配置于第二陶瓷板26的下表面26b侧;金属制的第一接合层41,其将第一陶瓷板21的下表面21b和第二陶瓷板26的上表面26a接合,且用作RF电极;以及金属制或无机组合物制的第二接合层42,其将第二陶瓷板26的下表面26b和冷却板30的上表面30a接合。
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Wafer placement stand

    WO2023037698A1