Cache space management method and storage device

By introducing an LRU linked list and a cold/hot separation data structure into the NAND flash memory module, the cache space management method prioritizes the retention of dirty/hot mapping table entries, thus solving the problem of low cache management efficiency of the logical address to physical address mapping table and improving the performance and lifespan of the storage device.

CN122432064APending Publication Date: 2026-07-21SHENZHEN XINGHUO SEMICON TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
SHENZHEN XINGHUO SEMICON TECH CO LTD
Filing Date
2026-06-23
Publication Date
2026-07-21

AI Technical Summary

Technical Problem

In NAND flash memory modules, the low efficiency of cache management of the logical address to physical address mapping table leads to a decrease in the read and write performance of the storage device. Especially when the SRAM capacity is limited, there is resource contention between the L2P table cache and the data cache, which affects the overall performance.

Method used

A cache space management method is adopted, which introduces an LRU linked list and a cold and hot separation data structure to classify cache units into two levels. When evicting, dirty mapping table entries and hot mapping table entries are retained first. Through migration or write-back processing, write operations are reduced, and high-value mapping table entries are retained first.

Benefits of technology

Within a limited cache space, the performance and lifespan of the storage device are improved, write amplification is reduced, and read/write response speed is increased.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122432064A_ABST
    Figure CN122432064A_ABST
Patent Text Reader

Abstract

The application provides a cache space management method and a storage device. The method comprises the following steps: in response to satisfying a reduction condition, performing a traversal from a head of an LRU linked list, selecting a first cache unit belonging to a cold cache unit set as a to-be-reduced cache unit; performing a read operation on the to-be-reduced cache unit, and judging whether there is at least one other cache unit different from the to-be-reduced cache unit, whose total capacity of idle storage slots can accommodate all mapping table entries in a to-be-processed set; if yes, performing a copy-write operation on the mapping table entries in the to-be-processed set to the other cache unit; if not, performing a write operation on dirty mapping table entries in the to-be-processed set to a memory module. The above method uses a cold-hot separation and LRU double screening mechanism to preferentially retain high-value mapping table entries in a limited cache space, reduces the write operation to the memory module, thereby reducing the write amplification, improving the performance of the storage device, and prolonging the service life.
Need to check novelty before this filing date? Find Prior Art