Power management system and electronic device

CN122653409BActive Publication Date: 2026-10-20INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202611142280.9
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2026-07-30
Publication Date
2026-10-20
Estimated Expiration
2046-07-30

AI Technical Summary

Technical Problem

[0003]本申请提供了一种电源管理系统以及电子设备,以至少解决相关技术中输出电路带电插拔容易数据异常影响电源管理系统可靠性的问题

Benefits of technology

[0006]通过本申请,由于利用控制电路向输出电路发送锁存控制信号,使输出电路在带电插拔发生时锁存其当前的输出状态,从而降低输出状态因扰动而跳变的风险;控制电路保留电源运行数据,能够有利于保障带电插拔后电源管理系统可基于配置基准数据运行,从而有利降低输出状态误动作的风险,还能够降低因电源运行数据缺失导致的电源管理逻辑紊乱的风险,以能够增强电源管理系统在带电插拔过程中的抗干扰能力,进而能够优化电源管理系统的整体性能与运行可靠性。因此,可以解决输出电路带电插拔容易数据异常影响电源管理系统的技术问题,达到能够提高数据可靠性以提高电源管理系统可靠性,从而能够优化电源管理系统性能技术效果。

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122653409B_ABST
    Figure CN122653409B_ABST
Patent Text Reader

Abstract

The application discloses a power management system and an electronic device, and relates to the technical field of electronic devices. The power management system comprises a power supply circuit, a control circuit and an output circuit; a latch control signal is sent to the output circuit by the control circuit, so that the output circuit latches the current output state thereof when live insertion and removal occur, thereby reducing the risk of the output state jumping due to disturbance; the control circuit retains power supply operation data, which can help to ensure that the power management system can operate based on configuration reference data after live insertion and removal, thereby reducing the risk of output state misoperation and the risk of power management logic disorder caused by the loss of power supply operation data, so as to enhance the anti-interference capability of the power management system during the live insertion and removal process. The technical problem that data anomalies of the output circuit during live insertion and removal easily affect the power management system is solved, the data reliability is improved, the reliability of the power management system is improved, and the performance of the power management system is optimized.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of electronic equipment technology, and more particularly to a power management system and an electronic device. Background Technology

[0002] In electronic devices such as servers, switches, storage devices, and personal computers, power management systems such as PDUs (Power Distribution Units) are prone to data corruption or even power management system failure when hot-swapping output modules is performed. Furthermore, when the output module is hot-swapped and reinserted, it undergoes initialization, which affects the reliability of the power system. Summary of the Invention

[0003] This application provides a power management system and an electronic device to at least solve the problem in the related art where hot-plugging of the output circuit easily leads to data anomalies that affect the reliability of the power management system.

[0004] This application provides a power management system, which includes a power supply circuit, an output circuit, and a control circuit. The power supply circuit is used to acquire external input power to the power management system and convert the input power into power supply energy for the power management system. The output circuit is connected to the power supply circuit and is used to receive the power supply energy and use the power supply energy to supply power to electronic devices connected to the output circuit. The control circuit is connected to the power supply circuit and the output circuit and is used to store configuration reference data and use the configuration reference data to perform power management on the output circuit. A latch control signal is sent to the output circuit, causing the output circuit to latch the output state when it acquires the latch control signal. When the output circuit is hot-plugged, the control circuit maintains the output state and retains the power operation data.

[0005] This application also provides an electronic device, which includes: a device body, electronic components, and a power management system as described above; the electronic components are disposed on the device body; the power management system is disposed on the device body and is used to supply power to the electronic components.

[0006] This application addresses the issue of output circuits being latched during hot-plugging by sending latching control signals to the output circuit. This latches the current output state during hot-plugging, reducing the risk of output state fluctuations due to disturbances. The control circuit retains power supply operating data, ensuring the power management system operates based on configuration reference data after hot-plugging, thus reducing the risk of output state malfunctions and power management logic corruption caused by missing operating data. This enhances the power management system's anti-interference capability during hot-plugging, ultimately optimizing its overall performance and operational reliability. Therefore, this application solves the technical problem of data anomalies affecting the power management system during hot-plugging, improving data reliability and thus power management system reliability, ultimately optimizing power management system performance. Attached Figure Description

[0007] To more clearly illustrate the embodiments of this application, the accompanying drawings used in the embodiments will be briefly introduced below. Obviously, the drawings described below are only some embodiments of this application. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0008] Figure 1 This is a schematic diagram of the structure of an embodiment of the electronic device of this application; Figure 2 This is a schematic diagram of another embodiment of the electronic device of this application; Figure 3 This is a schematic diagram of the structure of an embodiment of the power management system of this application; Figure 4 This is a schematic diagram of another embodiment of the power management system of this application; Figure 5 This is a schematic diagram of the structure of an embodiment of the first protection circuit of this application; Figure 6 This is a schematic diagram of the structure of an embodiment of the second protection circuit of this application; Figure 7 This is a schematic diagram of the structure of an embodiment of the output circuit of this application; Figure 8 This is a schematic diagram of the structure of a register according to an embodiment of this application; Figure 9 This is a schematic diagram of the structure of an embodiment of the control clock circuit of this application; Figure 10 This is a schematic diagram of an embodiment of the power management system architecture of this application. Detailed Implementation

[0009] The technical solutions of the embodiments of this application will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some embodiments of this application, and not all embodiments. Based on the embodiments of this application, all other embodiments obtained by those of ordinary skill in the art without creative effort are within the protection scope of this application.

[0010] It should be noted that, in the description of this application, the terms "comprising," "including," or any other variations thereof are intended to cover non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements includes not only those elements but also other elements not expressly listed, or elements inherent to such a process, method, article, or apparatus. The terms "first," "second," etc., in this application are used to distinguish similar objects and are not used to describe a specific order or sequence.

[0011] To enable those skilled in the art to better understand the present application, the present application will be further described in detail below with reference to the accompanying drawings and specific embodiments.

[0012] In conjunction with the specific application environment architecture or specific hardware architecture upon which the power management system depends for execution, this application environment architecture or specific hardware architecture is described in detail, that is, the electronic device in this application is described in detail.

[0013] Please see Figure 1 , Figure 1 This is a schematic diagram of the structure of an embodiment of the electronic device of this application.

[0014] In one embodiment, the electronic device includes a device body 10, electronic components 11, and a power management system 12; the electronic components 11 are disposed on the device body 10; the power management system 12 is disposed on the device body 10 and is used to supply power to the electronic components 11.

[0015] Please see Figure 2 , Figure 2 This is a schematic diagram of another embodiment of the electronic device of this application.

[0016] In one embodiment, the electronic device further includes an AC (alternating current) input port 101, an input circuit breaker 102, a control circuit 103, an output circuit 104, a status indicator light 105, a display screen 106, operation buttons 107, a temperature and humidity sampling interface 108, a cascade communication interface 109 and a cascade communication interface 110, an external sensor interface 111, a general digital input interface 112, a reset button 113, a data interface 114, a socket indicator light 115, a socket 116, and an Ethernet port 117.

[0017] AC input port 101 is equivalent to an external AC power input port, used to introduce 380V AC power into the device, serving as the power supply entry point for the entire unit; it is essentially the input side of the power circuit in the power management system. Input circuit breaker 102 acts as the main protection switch on the input side, with each of the three live wires controlled by a separate circuit breaker. Control circuit 103 can collect data such as voltage, current, power, energy, temperature, humidity, and switch status, perform logical judgments, alarms, and control, and upload the data to a web interface for display. It also supports hot-swapping (hot-plugging). Output circuit 104 can consist of three relay modules, each containing eight sockets and a control unit. It can receive commands from control circuit 103 to remotely and automatically power on and off each socket, and supports hot-plugging. Status indicator lights 105 can include three LEDs to display alarm status. The display screen 106 can display voltage, current, power, energy, temperature and humidity, alarm information, equipment information, etc.; the operation buttons 107 can include four function keys: up, down, ESC (exit), and ENT (physical) for controlling the display screen. The temperature and humidity sampling interface 108 can connect to an external sensor to collect temperature and humidity data and upload it to the control circuit 103. The cascading communication interfaces 109 and 110 can enable cascading between multiple power management systems. The external sensor interface 111 can connect to an external sensor to detect cabinet door opening / closing, smoke, water immersion, etc.; the reset button 113 can be used to restart electronic equipment or the power management system. The data interface 114 can be used to connect to a computer for parameter import / export and program upgrades; the socket indicator light 115 can include a single three-color indicator light to display the load status. The socket 116 serves as an output power supply port. The Ethernet port 117 supports Ethernet communication for interaction with the network management backend.

[0018] The embodiments of this application provide a power management system, and the power management system is described in detail in conjunction with the execution flow of the power management system.

[0019] Please see Figure 3 , Figure 3 This is a schematic diagram of the structure of an embodiment of the power management system of this application.

[0020] In one embodiment, the power management system includes a power supply circuit 21, an output circuit 22, and a control circuit 23.

[0021] The power supply circuit 21 is used to obtain the input power from the external power management system and convert the input power into the power supply power of the power management system.

[0022] The output circuit 22 is connected to the power supply circuit 21 and is used to receive power supply energy and use the power supply energy to supply power to electronic devices connected to the output circuit 22.

[0023] The control circuit 23 is connected to the power supply circuit 21 and the output circuit 22, and is used to store configuration reference data and perform power management on the output circuit 22 using the configuration reference data. A latch control signal is sent to the output circuit 22, causing the output circuit 22 to latch its output state when it receives the latch control signal. When the output circuit 22 is hot-plugged, the control circuit 23 maintains the output state and retains the power operation data.

[0024] In other words, the control circuit 23 sends a latch control signal to the output circuit 22, causing the output circuit 22 to latch its current output state after receiving the latch control signal. Therefore, when the output circuit 22 is hot-plugged, the control circuit 23 maintains the latched output state of the output circuit 22 unchanged, and simultaneously retains the power supply operation data. Since the output state of the output circuit 22 is hardware-level latched and fixed during hot-plugging, electrical transient disturbances cannot tamper with the current power supply logic, thus reducing the risk of power supply abnormalities caused by state jumps in the output circuit 22. At the same time, the power supply operation data retained by the control circuit 23 provides data support for recovery after hot-plugging, eliminating the need for re-initialization and ensuring that the power management system can quickly return to its normal operating state before hot-plugging. When the output circuit 22 is not hot-plugged, the control circuit 23 performs normal power management on the output circuit 22 based on the configuration reference data, and the output circuit 22 supplies power to electronic devices normally according to the scheduling of the control circuit 23.

[0025] Therefore, in this embodiment, the control circuit 23 sends a latching control signal to the output circuit 22, so that the output circuit 22 latches its current output state when hot-plugging occurs, thereby reducing the risk of the output state changing due to disturbance. The control circuit 23 retains the power operation data, which helps to ensure that the power management system can operate based on the configuration reference data after hot-plugging, thereby reducing the risk of output state malfunction and the risk of power management logic disorder caused by the loss of power operation data. This enhances the anti-interference capability of the power management system during hot-plugging, thereby improving data reliability and power management system reliability, and optimizing the overall performance and operational reliability of the power management system.

[0026] Please see Figure 4 , Figure 4 This is a schematic diagram of another embodiment of the power management system of this application.

[0027] In one embodiment, the power management system may include the power supply circuit, output circuit and control circuit as described in the above embodiments, which will not be repeated here.

[0028] Furthermore, the control circuit includes a storage circuit for storing configuration reference data so that the configuration reference data remains accessible when the output circuit is hot-plugged.

[0029] The output circuit includes an output memory and registers.

[0030] The output memory is used to store the electrical energy data corresponding to the output status.

[0031] The register includes a latch enable terminal and a first switch. The first switch includes a first terminal, a second terminal, and a control terminal. The control terminal is connected to the control circuit, the first terminal is connected to the latch enable terminal, and the second terminal is grounded. When the control terminal receives a latch control signal, the first switch is in the on state, grounding the latch enable terminal, thereby putting the register and the output circuit in a latched state.

[0032] In other words, during hot-plugging of the output circuit, the storage circuit operates independently of the output circuit and is directly managed by the control circuit. The configuration reference data remains accessible at all times, reducing the risk of loss or damage due to electrical transients or output circuit state transitions caused by hot-plugging. Consequently, the control circuit can immediately recall the configuration reference data after hot-plugging, reducing the need for reloading or external injection, thus ensuring the continuity and accuracy of the power management logic.

[0033] The output memory stores electrical data corresponding to the output state, such as the current output voltage value, output current limit value, and operating mode parameters. The register includes a latch enable terminal and a first switching element. The first switching element includes a first terminal, a second terminal, and a control terminal. The control terminal is connected to the control circuit, the first terminal is connected to the latch enable terminal, and the second terminal is grounded. When the control terminal receives a latch control signal from the control circuit, the first switching element is turned on, grounding the latch enable terminal. The register is then set to a latched state, and the stored output state data can be fixed at the hardware level, thus putting the entire output circuit in a latched state. Because the latch enable terminal is grounded, the register can reduce its responsiveness to external data updates or rewrites. Even during hot-plugging, surge currents or voltage fluctuations can reduce the risk of the latched output state being disturbed or tampered with, thereby helping to ensure a stable power supply from the output circuit to the electronic devices.

[0034] In other words, the power management system can independently store configuration reference data through storage circuits and ensure its accessibility throughout the entire hot-plugging process. It can also achieve hardware-level locking of the output state through the coordinated operation of registers and the first switching element in the output circuit, utilizing latching control signals. Thus, the power management system enables the control circuit to quickly restore power management based on complete configuration reference data after hot-plugging. It also helps reduce the risk of abnormal output state transitions due to electrical disturbances, thereby improving the data reliability and operational stability of the power management system in dynamic hot-plugging scenarios. This reduces the probability of power management logic disorder or false protection problems caused by data anomalies, ultimately improving the reliability of the power management system and consequently, the operational reliability of electronic equipment.

[0035] Furthermore, the storage circuit includes a main storage unit and a secondary storage unit. The storage space size of the secondary storage unit is larger than that of the main storage unit. The main storage unit is used to store a first type of file, and the secondary storage unit is used to store a second type of file. The real-time response time of the second type of file is lower than that of the first type of file. The first type of file includes at least one of configuration baseline data, business data, and file data. The configuration baseline data includes at least one of calibration parameters, anomaly thresholds, and system configuration. The business data includes at least one of system output cumulative energy, historical operation logs, and historical anomaly alerts. The file data includes at least one of system firmware and visualization front-end resources. The second type of file includes at least one of historical operation logs, energy metering data, and system configuration backups.

[0036] In this embodiment, a memory with a smaller storage space size but higher access speed is selected as the main storage unit. The main storage unit can store first-type files with high real-time requirements, such as critical data like configuration reference data, enabling the control circuit to quickly read the configuration reference data to restore power management after hot-plugging. The secondary storage unit uses a memory with a larger storage space size to store second-type files with lower real-time requirements, such as historical operation logs and system configuration backups, and can accommodate a large amount of historical data. During hot-plugging, the configuration reference data in the main storage unit remains accessible, while the backup data in the secondary storage unit provides additional protection for system recovery, reducing the risk of system unrecoverable due to data anomalies in the main storage unit. By storing different types of files separately in the main and secondary storage units, storage resources can be rationally allocated, reducing the occupation of high-speed storage space, while improving the flexibility and security of data management, thereby optimizing the overall storage efficiency and reliability of the power management system.

[0037] Optionally, the control circuit includes a control clock circuit, which includes a power supply port, a first power supply branch, and a second power supply branch.

[0038] The first power supply branch includes a first diode, and the second power supply branch includes a second diode. The anode of the first diode is connected to the cathode of the second diode and is connected to digital ground. The cathode of the first diode is connected to the power supply port, and the anode of the second diode is connected to digital ground.

[0039] The first diode or the second diode is turned on so that the first power supply branch or the second power supply branch supplies power to the control circuit through the power supply port.

[0040] The control clock circuit receives external power through the power port and supplies the necessary power for the operating clock to the control circuit via the first and second power supply branches. In simpler terms, the first and second diodes can be configured in reverse series. When the power port potential is positive relative to digital ground, the first diode conducts, the second diode is off, and the first power supply branch is in a power-supply state, supplying power to the control circuit through the power port. When the power port potential is negative relative to digital ground, the second diode conducts, the first diode is off, and the second power supply branch is in a power-supply state, also supplying power to the control circuit through the power port. Thus, in this embodiment, the control clock circuit can obtain power from either the first or second power supply branch, thereby reducing the risk of the control clock circuit malfunctioning, losing or becoming disordered due to abnormal power supply polarity or power fluctuations. This allows the control circuit to continuously output a stable clock signal to support the timing requirements of output state latching and power operation data retention. Furthermore, the dual-branch diode structure can reduce additional polarity identification circuits or switching control logic, thereby reducing circuit complexity. This can help improve the reliability and environmental adaptability of the control clock circuit, and in turn, enhance the overall stability of the power management system under dynamic scenarios such as hot-plugging.

[0041] Please continue reading. Figure 4 In one embodiment, the power supply circuit includes a first communication unit.

[0042] The output circuit includes an output communication circuit. There are multiple output circuits, and their output communication circuits are cascaded, with one output circuit's communication circuit connected to the first communication unit. This cascading method allows multiple output circuits to share the same communication bus, which helps reduce the number of communication interfaces and simplifies the internal wiring structure of the power management system.

[0043] When the control circuit senses a new output circuit being connected via hot-plugging, it designates the new output circuit as the target output circuit. The first communication unit then broadcasts management commands to the cascaded output communication circuits. This broadcast transmission method ensures that all output circuits in the cascaded link receive the management commands, but only the newly connected target output circuit responds to them. This reduces the communication overhead of addressing one by one and improves the system's response efficiency to hot-plug events.

[0044] The output communication circuit of the target output circuit is used to obtain management commands and send circuit address information to the control circuit.

[0045] The control circuit is used to obtain circuit address information through the first communication unit to verify whether the target output circuit is in a normal address state. A normal address state indicates that the address assigned to the target output circuit is legal and conflict-free in the system address mapping table, while an abnormal address may indicate that the output circuit has a hardware fault, address conflict, or unauthorized access.

[0046] In response to the determination that the target output circuit is not in an address normal state, the target output circuit is isolated. The isolation operation can cut off the power supply output or communication link of the target output circuit, which can reduce the risk of abnormal equipment affecting the overall operational stability of the power management system.

[0047] In response to determining that the target output circuit is in the address normal state, the power data corresponding to the output state stored in the target output circuit is obtained as the first data, and the power data corresponding to the output state of the target output circuit when it is disconnected by hot plugging and unplugging, which is backed up and stored by the control circuit, is obtained as the second data.

[0048] Compare the first data and the second data. That is, the first data can be considered to reflect the current actual output state stored in the target output circuit, while the second data reflects the normal operating state of the target output circuit at the last moment before disconnection. By comparing the first and second data, it can be determined whether the output state of the target output circuit has undergone abnormal changes during hot-plugging.

[0049] In response to a mismatch between the first and second data, a latch control signal is sent to the target output circuit to re-trigger the latch, thereby restoring the target output circuit to its output state. In other words, when the comparison results of the first and second data do not match, it can be assumed that the output state data of the target output circuit deviated during hot-plugging. By re-triggering the latch, the state of the target output circuit can be restored based on the second data backed up by the control circuit, allowing the target output circuit to return to its normal output state before disconnection, reducing the risk of power supply abnormalities or electronic device malfunctions due to inconsistent states. Thus, the power management system, through cascaded communication, address verification, and the comparison and latching recovery of the first and second data, can automatically identify, verify, and synchronize the state of newly hot-plugged output circuits.

[0050] Furthermore, the circuit address information includes a circuit representation address. The output circuit includes a first address pin and a second address pin, which are respectively connected to the control circuit. The first address pin and the second address pin are used to output address representation signals. The control circuit receives the address representation signals transmitted from the first address pin and the second address pin respectively, and combines the two address representation signals in sequence to obtain the circuit representation address. The circuit representation address obtained by combining the address representation signals from different output circuits in sequence is different.

[0051] In other words, by configuring the hardware levels of the first and second address pins, each output circuit can provide a unique combination of address representation signals to the control circuit. For example, different output circuits can form four different combinations of address representation signals, "00", "01", "10", and "11", by connecting the first and / or second address pins to digital high or low levels. The control circuit can then combine these signals sequentially to obtain the circuit representation address corresponding to that output circuit. Since the address representation signal combinations of different output circuits are distinct, the control circuit can uniquely identify each output circuit based on its circuit representation address, reducing the risk of communication disruptions or erroneous control command responses due to address conflicts. This improves the addressing accuracy and communication reliability of the power management system in multi-output circuit scenarios. This address generation method reduces reliance on additional address encoders or complex bus protocols and also reduces the number of external components, which helps to lower the implementation complexity and production cost of the power management system.

[0052] Optionally, the control circuit may further include a second communication unit. There may be multiple control circuits, with the second communication units of the multiple control circuits cascaded together. These second communication units are used to transmit power management signals between the control circuits.

[0053] By cascading multiple control circuits through their second communication units, communication links can be established between these circuits for transmitting power management signals. In applications where the power management system needs to expand its power supply capacity or support the management of multiple independent outputs, cascading multiple control circuits through second communication units enables collaborative operation. This helps reduce processing bottlenecks or single points of failure that may occur when a single control circuit manages a large number of output circuits. It also facilitates the creation of power management system clusters, improving the overall functionality of the system. Furthermore, the cascaded structure allows each control circuit to share system operating status information, aiding in the overall coordination of power management strategies. For example, when some output circuits are hot-swapped, adjacent control circuits can anticipate status change signals and adjust their own output parameters, thereby reducing the risk of system instability due to sudden load changes. This ultimately improves the scalability and overall reliability of the power management system in complex application scenarios.

[0054] Optionally, in this embodiment, the control circuit may further include a communication protocol adaptation circuit. The communication protocol adaptation circuit is connected to the first communication unit and the second communication unit, and is used to acquire the first communication data transmitted by the cascaded output communication circuit and the second communication data transmitted by the cascaded second communication unit, and to convert the first communication data and the second communication data into protocol formats according to a preset communication protocol matching strategy.

[0055] The preset communication protocol matching strategy may include, when the protocol format of the first communication data is inconsistent with the protocol format of the second communication data, converting the first communication data and / or the second communication data into the target protocol format to match the protocol formats of the first and second communication data. The communication protocol matching circuit is also used to, after completing the protocol format conversion, send the converted first communication data to other control circuits via the second communication unit, and / or send the converted second communication data to the cascaded output communication circuit via the first communication unit.

[0056] Furthermore, the communication protocol adaptation circuit can store multiple sets of protocol conversion templates, each set corresponding to a conversion rule between one communication protocol type and another. When the communication protocol adaptation circuit receives the first communication data, it identifies the current protocol type of the first communication data and, according to a preset communication protocol matching strategy, calls the corresponding conversion template from the multiple sets of protocol conversion templates to perform format conversion. Similarly, the same identification and conversion operation is performed on the second communication data. The communication protocol adaptation circuit is also used to generate a conversion log after each protocol conversion is completed, and stores the conversion log in the auxiliary storage unit of the storage circuit to record at least one of the following: protocol conversion time, source protocol type, target protocol type, and conversion result status.

[0057] By adding a communication protocol adaptation circuit to the control circuit, cross-protocol communication can be achieved between cascaded output circuits using different communication protocols and cascaded control circuits. This reduces the risk of data transmission failure or control command failure in the cascaded link due to protocol incompatibility, thereby improving the compatibility and communication flexibility of the power management system in multi-protocol hybrid deployment scenarios.

[0058] Please continue reading. Figure 4 In one embodiment, the power management system further includes a first protection circuit, which includes a drive-side circuit and a load-side circuit. The drive-side circuit is connected to the control circuit, and the load-side circuit is connected to the output circuit.

[0059] The driving-side circuit includes a buffer circuit, and the load-side circuit includes an absorption network circuit.

[0060] The control circuit is used to send a protection signal to the drive-side circuit when the output circuit is hot-plugged.

[0061] The drive-side circuit is used to store the surge current of the output circuit when hot-plugging when a protection signal is acquired. The buffer circuit stores the surge voltage of the output circuit when hot-plugging.

[0062] In other words, through the coordinated operation of the drive-side circuit and the load-side circuit, the first protection circuit can absorb and suppress electrical transient energy during hot-plugging.

[0063] Specifically, when the control circuit senses a hot-plugging or unplugging of the output circuit, it can send a protection signal to the drive-side circuit to trigger protection action. The buffer circuit in the drive-side circuit can store inrush current at the moment of insertion or removal, reducing the risk of inrush current spreading along the power supply path to the power circuit or other output circuits. The absorption network circuit in the load-side circuit can store inrush voltage at the moment of insertion or removal, reducing the risk of inrush voltage causing breakdown or overvoltage damage to electronic components in the output circuit. Thus, the drive-side circuit and the load-side circuit suppress transient impacts generated by hot-plugging and unplugging from both the current and voltage domains, providing a relatively stable electrical environment for latching and maintaining the output state and preserving power operation data. This reduces the risk of latching failure or data storage anomalies due to surge interference, thereby further enhancing the reliability and safety of the power management system in hot-plugging scenarios.

[0064] Optionally, the power management system further includes a second protection circuit, which is connected to the control circuit. The second protection circuit includes a fuse, a third diode, and a filter network. The fuse is used to suppress inrush current, the third diode is used to control the voltage direction, and the filter network is used to filter interference signals and ground the interference signals.

[0065] During the operation of the power management system, the second protection circuit provides protection from three dimensions: current suppression, voltage direction control, and interference filtering. A fuse is connected in series in the power supply path; when the current flowing through the circuit exceeds a preset threshold, the fuse melts to cut off the path, reducing the risk of damage to the control or output circuits due to surge current or prolonged overcurrent. A third diode is connected to the circuit in a predetermined direction, limiting voltage transmission to a single direction and reducing the risk of damage to internal components of the control circuit due to reverse power connection or reverse voltage surges. A filter network is connected between the power supply node and digital ground, filtering out high-frequency interference signals and dissipating them through the grounding path. This reduces the risk of stray noise coupling to the digital logic section of the control circuit, causing false triggering or data flipping, and also helps reduce interference to external communication signals and clock signals.

[0066] Please continue reading. Figure 4 In one embodiment, the control circuit further includes at least one of a load protection circuit, a temperature protection circuit, and an environmental protection circuit.

[0067] The load protection circuit is used to detect the input load of the power supply circuit and shut down the power supply output when the input load is abnormal. Specifically, the load protection circuit can monitor whether the input load current or power is within a preset normal operating range. When abnormal conditions such as overload, underload, or sudden changes in load are detected, the power supply output is shut down in time to reduce the risk of overload damage to the power supply circuit and output circuit caused by abnormal load. It also provides additional protection for the output circuit in hot-plugging scenarios.

[0068] The temperature protection circuit monitors the input temperature of the power supply circuit and controls the cooling and / or shutdown of the power supply circuit when the input temperature exceeds a temperature threshold. By monitoring the temperature changes on the input side in real time, the temperature protection circuit can trigger a cooling mechanism when the temperature rises to a preset threshold, such as starting a fan or increasing the heat dissipation channel, or shutting down the power supply circuit when the temperature continues to rise and reaches the shutdown threshold. This reduces the risk of power supply circuit efficiency degradation, accelerated component aging, or permanent damage due to overheating, thereby ensuring the safe operation of the power management system under continuous high load or high temperature environments.

[0069] The environmental protection circuit includes components for detecting environmental events to determine if an environmental anomaly exists, and generating an anomaly alert when an anomaly is detected. Environmental events include at least one of the following: whether the door sensor of the power management system cabinet is in a normal open / closed state, whether there is water accumulation inside the cabinet, and whether there is smoke. Door sensor detection can determine if the cabinet has been abnormally opened, reducing the risk of unauthorized operation or foreign object intrusion; water accumulation detection can promptly detect liquid seepage inside the cabinet, reducing the risk of electrical failures due to moisture or short circuits; smoke detection can detect fire hazards early, reducing the risk of fire spreading and causing serious damage to the power management system and backend electronic components. When any of the above environmental events is determined to be abnormal, the environmental protection circuit generates an anomaly alert. This alert can be reported to the upper-level management platform via the communication unit or trigger a local audible and visual anomaly alert, facilitating timely intervention by maintenance personnel.

[0070] The following provides an example of the specific circuit structure of the first protection circuit. Please refer to [link / reference]. Figure 5 , Figure 5 This is a schematic diagram of the structure of an embodiment of the first protection circuit of this application.

[0071] The control circuit operates on a 12V input from the power module, which is then converted internally to 5V and 3.3V to power the specific control units. To ensure the stability of the 12V input, the module employs a three-level protection architecture.

[0072] Specifically, a 1.95A / 24V resettable PTC fuse can be used, whose resistance increases rapidly during overcurrent, effectively suppressing hot-plug surge current and providing overcurrent protection. Diode D31 provides reverse connection protection, preventing damage to downstream circuits caused by reverse polarity connection. A π-type filter network is formed by inductor L11 and capacitors C75 and C74. Inductor L11 presents high impedance to transient interference generated during hot-plugging and high-frequency noise from the power grid, effectively preventing such interference signals from propagating to downstream circuits. Capacitors C75 and C74, on the other hand, present low impedance to high-frequency interference, quickly bypassing any leaked interference signals to ground. Together, they provide dual filtering over a wide frequency range, filtering out transient interference such as voltage spikes and surges during hot-plugging and eliminating noise from the power grid, ultimately providing a stable and clean 12V power supply to downstream circuits.

[0073] in, Figure 5 In the diagram, DGND indicates that the device is connected to digital ground, 1N indicates the primary side, and 2N indicates the secondary side.

[0074] The following provides an example of the specific circuit structure of the second protection circuit. Please refer to [link / reference]. Figure 6 , Figure 6 This is a schematic diagram of the structure of an embodiment of the second protection circuit of this application.

[0075] On the driving side, i.e., the circuit to the left of relay RLY2, when the latching control signal DO_RLY_CTL_1 of the control circuit changes from low to high, the buffer circuit consisting of resistor R145 and capacitor C105 between the base of transistor Q4 (the first switching device) and ground slows down the rise rate of the base current through the charging of capacitor C105, achieving soft turn-on, suppressing the surge current at the moment of coil power-on, and avoiding voltage spikes at the collector. When the control signal changes from high to low, the freewheeling diode D23 connected in parallel with the relay coil RLY2 conducts forward, providing a freewheeling path for the sudden change in coil current, clamping the reverse induced surge voltage within a safe range, preventing breakdown of the driving transistor Q4. At the same time, the input filter capacitors C100 and C101 smooth the power supply fluctuations of the 12V power supply, providing a stable power supply to the coil and reducing the impact during hot-plugging.

[0076] The load side, i.e., the circuit to the right of relay RLY2, is connected in parallel between ports L_IN and L_IN_1 via a snubber network consisting of resistor R141 and capacitor C103. Utilizing the voltage surge suppression effect of capacitor C103, it absorbs the transient surge and voltage spike generated by the inductive load at the moment the relay contacts open. Simultaneously, resistor R141 dissipates the energy stored in the capacitor, effectively protecting the relay contacts from burning, thus meeting the hot-swap requirement. Figure 6 GND in the middle indicates grounding.

[0077] The following provides an example of the specific circuit structure of the output circuit. Please refer to [link / reference]. Figure 7 , Figure 7 This is a schematic diagram of the structure of an embodiment of the output circuit of this application.

[0078] The first and second address pins serve as hardware address input ports, corresponding to the two address representation signals DI_ADDR1 and DI_ADDR0 output by the DIP switch, respectively. DI_ADDR0 and DI_ADDR1 are high and low level signals generated by the DIP switch's on / off state. For example, each signal represents 1 binary address bit. When the output circuit is powered on or hot-swapped, the control circuit can complete the positioning and identification process as follows: Initialize the first and second address pins to input mode; repeatedly read the actual level states of the two pins, combine DI_ADDR1 as the high bit and DI_ADDR0 as the low bit to form a 2-bit binary code, convert it into a unique module hardware address to form the circuit representation address; the control circuit can use this address as the slave address on the communication bus between the first communication unit and the output communication circuit to respond, thereby completing module identification and accurate addressing, and realizing automatic positioning in scenarios where the output module is hot-swapped in any order.

[0079] The following provides an example of the specific circuit structure of the register. Please refer to [link / reference]. Figure 8 , Figure 8 This is a schematic diagram of the structure of one embodiment of the register in this application.

[0080] The latch control signal can be output by the control circuit. It is kept at a high level by default, which turns on the transistor Q2 and pulls the latch LE (latch enable terminal) low to ground. The latch enters the latch state, keeping the output module state unchanged and ensuring that the state is not lost or disordered during hot-swapping.

[0081] The following provides an example of the specific circuit structure for controlling the clock circuit. Please refer to [link / reference]. Figure 9 , Figure 9 This is a schematic diagram of the structure of an embodiment of the control clock circuit of this application.

[0082] The control clock circuit can adopt a dual-power supply design with main power and backup power. Combined with the first diode D11 and the second diode D12, it achieves seamless power recovery after power failure, ensuring continuous operation of the clock circuit during hot-swapping. This allows for precise time alignment of system operating status, event records, and monitoring data before and after the swap, guaranteeing the continuity and integrity of data timing. Specifically, the anode of the first diode D11 and the cathode of the second diode D12 are connected to digital ground through resistor R55 and capacitor C43, while the second diode D12 is connected to digital ground through capacitor C39.

[0083] Please see Figure 10 , Figure 10 This is a schematic diagram of an embodiment of the power management system architecture of this application.

[0084] In one embodiment, the power management system software and hardware architecture illustrated in Figure 10 includes a hardware layer, a driver layer, a tool layer, and an application layer.

[0085] The hardware layer provides physical resource support, including a processor, communication hardware interfaces, 8 digital inputs, 8 digital outputs, an LCD screen, 4 gigabytes of flash memory, and RAM. These hardware resources support the control circuitry in running the operating system and applications, and enable data interaction with external devices.

[0086] The driver layer includes the operating system kernel, file system, bootloader, and various hardware drivers, such as bus drivers, transmission drivers, analog-to-digital converter drivers, Ethernet drivers, LCD display drivers, and serial port drivers. These drivers provide a unified hardware access interface for the upper tool layer and application layer, reducing the direct dependence of applications on the underlying hardware and enabling control circuits to flexibly allocate hardware resources to perform power management tasks.

[0087] The tool layer includes data access tools, general power business tools, embedded toolboxes, and board-level support packages. Data access tools are used to read and write configuration baseline data and power operation data in the storage circuit; general power business tools can provide basic functions such as power parameter calculation and threshold comparison; the embedded toolbox and board-level support packages work together to realize system initialization and hardware abstraction, providing a stable operating environment for upper-layer business logic modules.

[0088] The application layer includes the main application program of the measurement and control device, which internally encompasses a human-machine interaction module, a sampling module, a prompting module, a downlink communication protocol module, an uplink communication protocol module, a business logic module, a protocol management module, and a debugging module. The sampling module acquires power data from the power supply circuit and output circuit; the protocol management module is associated with the downlink and uplink communication protocols, supporting cascaded communication between the first communication unit and the output communication circuit, as well as collaborative communication between the second communication unit and the control circuit. The business logic module carries the aforementioned power management logic, including functions such as output status latching control, address verification, data comparison and recovery; the prompting module can output abnormal prompts or operating status information to the LCD screen or the upper-level management platform; and the debugging module can be used for system maintenance and fault location.

[0089] Through the above description of the embodiments, those skilled in the art can clearly understand that the methods according to the above embodiments can be implemented by means of software plus necessary general-purpose hardware platforms. Of course, they can also be implemented by hardware, but in many cases the former is a better implementation method.

[0090] Embodiments of this application also provide a computer-readable storage medium storing a computer program, wherein the computer program is configured to execute, when running, at least the steps of power management performed by the control circuit in any of the above-described power management system embodiments.

[0091] In one exemplary embodiment, the aforementioned computer-readable storage medium may include, but is not limited to, various media capable of storing computer programs, such as a USB flash drive, read-only memory (ROM), random access memory (RAM), portable hard disk, magnetic disk, or optical disk.

[0092] Embodiments of this application also provide a computer program product, which includes a computer program that, when executed by a processor, implements at least the power management steps of the control circuit in any of the above power management system embodiments.

[0093] Embodiments of this application also provide another computer program product, including a non-volatile computer-readable storage medium storing a computer program, which, when executed by a processor, implements at least the power management steps of the control circuit in any of the above-described power management system embodiments.

[0094] Any of the components, modules, units, parts, methods, and operations described herein can be implemented using software, firmware, hardware (e.g., fixed logic circuitry), manual processing, or any combination thereof. Alternatively or additionally, any functionality described herein can be performed at least in part by one or more hardware logic components, such as, but not limited to, a central processing unit (CPU), a field-programmable gate array (FPGA), an application-specific integrated circuit (ASIC), an application-specific standard product (ASSP), a system-on-a-chip (SoC), a complex programmable logic device (CPLD), a microprocessor (MCU), etc. The terms "system," "computing device," or "apparatus" as used herein encompass various means, devices, and machines for processing data, including, for example, one or more programmable processors, computers, SoCs, or combinations thereof. The apparatus may also include code that creates an execution environment for the computer program in question, such as code constituting processor firmware, a protocol stack, a database management system, an operating system, a cross-platform runtime environment, a virtual machine, or one or more combinations thereof. The aforementioned computer program (also known as a program, software, software application, app, script, or code) can be written in any form of programming language, including compiled or interpreted languages, declarative or procedural languages, and can be deployed in any form, including as a standalone program or as a module, component, subroutine, object, or other unit suitable for a computing environment.

[0095] Those skilled in the art will further recognize that the units and algorithm steps of the various examples described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, computer software, or a combination of both. To clearly illustrate the interchangeability of hardware and software, the components and steps of the various examples have been generally described in terms of functionality in the foregoing description. Whether these functions are implemented in hardware or software depends on the specific application and design constraints of the technical solution. Those skilled in the art can use different methods to implement the described functions for each specific application, but such implementation should not be considered beyond the scope of this application.

[0096] The power management system and electronic device provided in this application have been described in detail above. Specific examples have been used to illustrate the principles and implementation methods of this application. The descriptions of the embodiments above are only for the purpose of helping to understand the method and core ideas of this application. It should be noted that those skilled in the art can make several improvements and modifications to this application without departing from the principles of this application, and these improvements and modifications also fall within the protection scope of this application.

Claims

1. A power management system, characterized in that, The power management system includes: A power supply circuit is used to acquire external electrical energy input to the power management system and convert the input electrical energy into power supply energy for the power management system. An output circuit, connected to the power supply circuit, is used to receive the power supply energy and use the power supply energy to supply power to electronic devices connected to the output circuit. A control circuit, connected to the power supply circuit and the output circuit, is used to store configuration reference data and perform power management on the output circuit using the configuration reference data; it sends a latch control signal to the output circuit, causing the output circuit to latch its output state when it receives the latch control signal; when the output circuit is hot-plugged, the control circuit maintains the output state and retains power operation data; the power operation data includes second data. The control circuit includes a storage circuit for storing the configuration reference data so that the configuration reference data remains accessible when the output circuit is hot-plugged. The output circuit includes an output memory and a register; The output memory is used to store the electrical energy data corresponding to the output state; The register includes a latch enable terminal and a first switch; the first switch includes a first terminal, a second terminal, and a control terminal, the control terminal is connected to the control circuit, the first terminal is connected to the latch enable terminal, and the second terminal is grounded; so that when the control terminal receives the latch control signal, the first switch is in a conducting state, causing the latch enable terminal to be grounded, so that the register and the output circuit are in a latched state. The power supply circuit includes a first communication unit; when the control circuit senses a new output circuit being connected via hot-plugging, it designates the new output circuit as the target output circuit; the control circuit determines whether the target output circuit is in an address normal state; in response to determining that the target output circuit is in the address normal state, it acquires the power data corresponding to the output state stored in the target output circuit as first data, and acquires the power data corresponding to the output state of the target output circuit when it is disconnected via hot-plugging, which is backed up and stored by the control circuit, as second data; it compares the first data and the second data; in response to a mismatch between the first data and the second data, it sends a latch control signal to the target output circuit to control the target output circuit to re-trigger latching, so that the target output circuit can restore the output state.

2. The power management system according to claim 1, characterized in that, The storage circuit includes a main storage unit and an auxiliary storage unit; the storage space size of the auxiliary storage unit is larger than that of the main storage unit; the main storage unit is used to store a first type of file, and the auxiliary storage unit is used to store a second type of file, wherein the real-time response time of the second type of file is lower than that of the first type of file; wherein, the first type of file includes at least one of the configuration baseline data, business data, and file data; the configuration baseline data includes at least one of calibration parameters, anomaly thresholds, and system configuration; the business data includes at least one of system output cumulative power, historical operation logs, and historical anomaly prompts; the file data includes at least one of system firmware and visual front-end resources; the second type of file includes at least one of historical operation logs, power metering data, and system configuration backups.

3. The power management system according to claim 1, characterized in that, The control circuit includes a control clock circuit, which includes a power port, a first power supply branch, and a second power supply branch. The first power supply branch includes a first diode, and the second power supply branch includes a second diode. The anode of the first diode is connected to the cathode of the second diode and is connected to digital ground. The cathode of the first diode is connected to the power supply port, and the anode of the second diode is connected to digital ground. The first diode or the second diode is turned on, so that the first power supply branch or the second power supply branch supplies power to the control circuit through the power port.

4. The power management system according to claim 1, characterized in that, The output circuit includes an output communication circuit; there are multiple output circuits, and the output communication circuits of the multiple output circuits are cascaded, with the output communication circuit of one of the output circuits connected to the first communication unit. The first communication unit is used to broadcast management instructions to the cascaded output communication circuit; The output communication circuit of the target output circuit is used to obtain the management command and send circuit address information to the control circuit; The control circuit is used to obtain the circuit address information through the first communication unit to verify whether the target output circuit is in a normal address state. In response to determining that the target output circuit is not in the normal address state, the target output circuit is isolated.

5. The power management system according to claim 4, characterized in that, The circuit address information includes a circuit representation address; the output circuit includes a first address pin and a second address pin, which are respectively connected to the control circuit; the first address pin and the second address pin are used to output address representation signals; the control circuit is used to receive the address representation signals transmitted by the first address pin and the second address pin respectively, and to combine the address representation signals in sequence to obtain the circuit representation address; wherein, the circuit representation addresses obtained by combining the address representation signals of different output circuits in sequence are different; and / or, The control circuit further includes a second communication unit; there are multiple control circuits, and the second communication units of the multiple control circuits are cascaded, with the second communication unit used to transmit power management signals between the control circuits.

6. The power management system according to claim 1, characterized in that, The power management system further includes a first protection circuit, which includes a drive-side circuit and a load-side circuit. The drive-side circuit is connected to the control circuit, and the load-side circuit is connected to the output circuit. The driving-side circuit includes a buffer circuit, and the load-side circuit includes an absorption network circuit. The control circuit is used to send a protection signal to the drive-side circuit when the output circuit is hot-plugged. The drive-side circuit is used to store the surge current when the output circuit is hot-plugged when the protection signal is acquired, and the absorption network circuit stores the surge voltage when the output circuit is hot-plugged.

7. The power management system according to claim 1 or 6, characterized in that, The power management system further includes a second protection circuit, which is connected to the control circuit. The second protection circuit includes a fuse, a third diode, and a filter network. The fuse is used to suppress surge current, the third diode is used to control the voltage direction, and the filter network is used to filter interference signals and ground the interference signals.

8. The power management system according to claim 1, characterized in that, The control circuit also includes at least one of a load protection circuit, a temperature protection circuit, and an environmental protection circuit. The load protection circuit is used to detect the input-side load of the power supply circuit, and controls the power supply circuit output to be shut down when the input-side load is abnormal. The temperature protection circuit is used to monitor the input-side temperature of the power supply circuit, and controls the power supply circuit to dissipate heat and / or shut down when the input-side temperature is higher than a temperature threshold. The environmental protection circuit includes a function to detect environmental events, and determines whether the environment is abnormal based on the environmental events, and generates an abnormality prompt when the environment is determined to be abnormal. The environmental events include at least one of the following: whether the door magnet of the cabinet door of the power management system is in a normal open / closed state, whether there is water accumulation in the cabinet, and whether there is smoke.

9. An electronic device, characterized in that, The electronic device includes: The device body and electronic components, wherein the electronic components are disposed in the device body; The power management system as described in any one of claims 1 to 8 is located on the device body and is used to supply power to the electronic device.

Citation Information

Patent Citations

  • Server management system and method, computer equipment and storage medium

    CN118585383A