Test equipment and method for a frequency variable transmitter
Patent Information
- Application Number
- CN202611074104.6
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2026-07-20
- Publication Date
- 2026-09-25
AI Technical Summary
[0005]为了克服现有技术中变频发射机延时开机稳定性测试覆盖不全且测试效率低下的问题,本发明提出一种变频发射机用的测试设备及方法,通过多通道并行采集、全频段步进扫描与环境应力耦合加载,实现高效且全场景覆盖的延时稳定性测试
1.本发明通过产生频率步进扫描的复基带点频测试信号序列,实现了对待测变频发射机全工作频段的延时开机稳定性覆盖测试,克服了传统单频点测试无法发现频段局部缺陷的问题,大幅提高了测试的全面性和可靠性。
Smart Images

Figure CN122824318A_ABST
Abstract
Description
Technical Field
[0001] This invention relates to the field of electronic information technology, and in particular to a testing device and method for a frequency converter transmitter. Background Technology
[0002] In phased array systems and mobile communication base station equipment, frequency converters are responsible for converting baseband digital signals into radio frequency signals and transmitting them. In the existing technology, the test of the stability of the delay of frequency converters is mostly carried out by using a single fixed frequency point frequency test signal. The phase of the radio frequency output signal is collected by an oscilloscope under normal temperature environment, and the deviation between the single power-on phase and the reference phase is used to judge whether the link delay is stable.
[0003] With the development of mobile communication technology, the operating frequency bands of existing frequency converter transmitters are gradually expanding. The phase characteristics of a single frequency point cannot represent the link latency performance across the entire frequency band, posing a risk of incomplete test coverage. Meanwhile, base station equipment must withstand harsh outdoor environments in actual deployments, and existing room-temperature tests cannot simulate the actual impact of drastic temperature changes and power supply fluctuations on power-on latency stability. Existing test solutions are all single-channel serial tests, which are inefficient for batch testing of multi-channel Massive MIMO devices on production lines, failing to meet the test cycle requirements of large-scale production.
[0004] Therefore, in response to the problems mentioned above, this invention proposes a testing device and method for frequency converter transmitters. Summary of the Invention
[0005] To overcome the problems of incomplete coverage and low testing efficiency in existing technologies for delay-on stability testing of frequency converter transmitters, this invention proposes a testing device and method for frequency converter transmitters. Through multi-channel parallel acquisition, full-band step scanning, and environmental stress coupling loading, it achieves efficient and full-scenario coverage of delay stability testing.
[0006] The technical solution of this invention is: a test device for a frequency converter transmitter, comprising: The waveform generation and preprocessing module is used to generate a complex baseband point-frequency test signal sequence E={ when the AAU frequency converter transmitter under test is powered off and restarted. , ,…, }, where the frequency of each point frequency test signal is... The system performs a step-by-step scan within the base station's operating frequency band according to a preset frequency point sequence, and tests the frequency signals at each complex baseband point. Preprocessing is performed separately to obtain the corresponding RF test signal sequence H={ , ,…, }; The multi-channel synchronous acquisition module is used to acquire a reference clock b, and uses the rising edge of the reference clock b as a global synchronization trigger to acquire each RF test signal in the RF test signal sequence H. Parallel acquisition is performed to synchronously obtain various RF test signals. The phase value sequence I={ at the trigger time , ,…, The multi-channel synchronous acquisition module has N parallel acquisition channels, where N ≥ the number of RF transmission channels of the AAU frequency converter transmitter under test. The sampling clocks of these N parallel acquisition channels are all locked to the same reference clock b, which is used to achieve sub-picosecond-level acquisition time synchronization deviation between channels. The environmental stress loading module is used to apply temperature cycling stress and power supply voltage fluctuation stress to the AAU frequency converter transmitter during the test, simulating the actual working environment of the base station. The control and decision module is used to power off and restart the AAU frequency converter transmitter according to a preset number of restarts. The control waveform generation and preprocessing module, the multi-channel synchronous acquisition module and the environmental stress loading module work together to obtain the phase value matrix corresponding to each frequency point in each restart stage. The control and decision module is also used to filter the phase values collected at each frequency point during each restart phase, thereby obtaining the maximum and minimum phase values at each frequency point, and calculating the phase difference sequence S={ between the maximum and minimum phase values at each frequency point. , ,…, }, when the phase difference value corresponding to each frequency point All are less than or equal to the preset phase difference threshold of the corresponding frequency point At that time, it was determined that the main signal link of the AAU frequency converter transmitter was stable during delayed power-on across the entire frequency band.
[0007] Preferably, the environmental stress loading module includes: The temperature cycle control unit is used to apply cyclic temperature stress within the range of -40℃ to +85℃ to the AAU frequency converter transmitter according to a preset temperature curve during the test, simulating the actual working temperature conditions of the base station equipment in extreme outdoor environments. The power supply fluctuation simulation unit is used to apply ripple disturbances of preset amplitude and frequency to the power supply voltage of the AAU frequency converter transmitter during the test, simulating the voltage fluctuation conditions under the actual power supply environment of the base station.
[0008] Preferably, the waveform generation and preprocessing module includes a digital up-conversion unit, wherein the digital up-conversion unit uses a digital local oscillator frequency during digital up-conversion processing. Test signals of each complex base band frequency frequency The frequency of the low-frequency clock c of the base station system Between ,in It is a positive integer corresponding to the frequency point number k.
[0009] Preferably, the preset phase difference threshold for the corresponding frequency point is: ; Where K is a constant less than 1. Let be the frequency of the k-th complex baseband point frequency test signal. The digital local oscillator frequency used for digital upconversion. This is the conversion clock frequency of the digital-to-analog converter.
[0010] Preferably, the control and decision module is used to: determine the phase difference value of the AAU frequency converter transmitter at any frequency point. Greater than the preset phase difference threshold of the corresponding frequency point When the frequency point is reached, the link fault location information corresponding to that frequency point is output. The link fault location information includes at least one of digital upconversion link abnormality indication, digital-to-analog conversion link abnormality indication, and analog radio frequency channel abnormality indication.
[0011] A test method for a frequency converter transmitter includes the following steps: S1, when the AAU frequency converter transmitter under test is powered off and restarted, it generates a complex baseband point frequency test signal sequence E={ , ,…, }, where the frequency of each point frequency test signal is... The system performs a step-by-step scan within the base station's operating frequency band according to a preset frequency point sequence, and tests the frequency signals at each complex baseband point. Perform preprocessing separately; S11, Test signals at various complex baseband points. Interpolation and digital up-conversion are performed separately to obtain the intermediate frequency digital test signal sequence F={ , ,…, }; S12, for each intermediate frequency digital test signal Clock domain conversion and interface adaptation conversion are performed separately to obtain the intermediate frequency digital test signal sequence K={ , ,…, }; S13, for each intermediate frequency digital test signal Digital-to-analog conversion is performed separately to obtain the intermediate frequency analog test signal sequence G={ , ,…,}; S14, for each intermediate frequency analog test signal Analog up-conversion, filtering, and amplification are performed respectively to obtain the RF test signal sequence H={ , ,…, }; S2. Obtain the reference clock b, and use the rising edge of the reference clock b as the global synchronization trigger to test each RF test signal in the RF test signal sequence H. Parallel acquisition is performed to synchronously obtain each RF test signal. The phase value sequence I={ at the trigger time , ,…, The multi-channel synchronous acquisition channel corresponds one-to-one with the multiple transmission channels of the AAU frequency converter transmitter. The trigger time of each acquisition channel is locked to the same rising edge of the reference clock b. In addition, a programmable delay line is set in the acquisition trigger path of each acquisition channel. The programmable delay line is used to calibrate the physical trace delay difference between different acquisition channels, so that the equivalent acquisition time deviation between each acquisition channel is less than or equal to 1 picosecond. S3. During the test, apply temperature cycling stress and power supply voltage fluctuation stress to the AAU frequency converter transmitter to simulate the actual working environment of the base station; the temperature cycling stress changes cyclically in the range of -40℃ to +85℃ according to the preset temperature curve, and the power supply voltage fluctuation stress applies ripple disturbance to the power supply voltage of the AAU frequency converter transmitter according to the preset amplitude and frequency. S4. Power off and restart the AAU frequency converter transmitter according to the preset number of restarts, and repeat steps S1 to S3 to obtain the phase value matrix corresponding to each frequency point in each restart stage. S5. Filter the phase values collected at each frequency point during each restart phase to obtain the maximum and minimum phase values at each frequency point, and calculate the phase difference sequence S={ between the maximum and minimum phase values at each frequency point. , ,…, }; S6, when the phase difference value corresponding to each frequency point All are less than or equal to the preset phase difference threshold of the corresponding frequency point When the AAU frequency converter transmitter's main signal link is stable during delayed power-on across the entire frequency band, it is determined that the AAU frequency converter transmitter's phase difference value at any frequency point is stable. Greater than the preset phase difference threshold of the corresponding frequency point When the frequency point is reached, the link fault location information corresponding to that frequency point is output.
[0012] The beneficial effects of this invention are: 1. This invention achieves full-band delay-on stability coverage testing of the frequency converter transmitter under test by generating a complex baseband point frequency test signal sequence with frequency step scanning. This overcomes the problem that traditional single-frequency point testing cannot detect local defects in the frequency band, and greatly improves the comprehensiveness and reliability of the test.
[0013] 2. By introducing a coupled loading mechanism of temperature cycle stress and power supply voltage fluctuation stress, this invention enables the test process to realistically simulate the actual working state of the frequency converter transmitter in extreme outdoor environments. It can effectively expose temperature sensitivity and power supply sensitivity issues that cannot be stimulated under normal temperature test conditions, ensuring that the tested and qualified equipment has reliable delayed start-up stability in actual deployment scenarios.
[0014] 3. This invention uses a multi-channel parallel synchronous acquisition architecture, in which the sampling clock of each acquisition channel is locked to the same reference clock, achieving sub-picosecond-level inter-channel synchronization deviation. It can simultaneously perform parallel testing on all transmission channels of a multi-channel frequency converter transmitter, significantly improving the efficiency of production line batch testing compared to the traditional single-channel serial testing scheme.
[0015] 4. This invention integrates full-band step scanning, multi-channel parallel acquisition, and environmental stress coupling loading, and adopts a full-frequency multi-threshold sequence decision mechanism. It can comprehensively evaluate the delay-on stability of frequency converter transmitters under different frequencies and environmental stresses in a single test process. It solves the problems of long test cycles, incomplete coverage, and low efficiency in existing technologies, and provides an efficient and reliable technical means for production line testing of large-volume multi-channel frequency converter transmitters such as base station AAUs. Attached Figure Description
[0016] Figure 1 The diagram shown is a schematic representation of the device structure framework of the present invention. Figure 2 The diagram shown illustrates the testing process of this invention. Detailed Implementation
[0017] To make the objectives, technical solutions, and advantages of the embodiments of the present invention clearer, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are some embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative effort are within the scope of protection of the present invention.
[0018] Please see Figure 1 and Figure 2 The present invention provides an embodiment: In use, the test equipment of the present invention connects the frequency converter transmitter under test to the equipment through a test cable, and the equipment automatically completes the full-band delay start-up stability test.
[0019] Before testing, the equipment is first initialized and configured. Based on the operating frequency band and number of channels of the frequency converter transmitter under test, the start frequency, end frequency, and frequency step interval of the frequency step scan are set, thereby determining the complex baseband point frequency test signal sequence E={ , ,…, Each test signal in} frequency For example, for a certain type of mobile communication base station AAU frequency converter transmitter, its operating frequency band is 3.3GHz to 4.2GHz, and the step interval is set to 50MHz, then n=18, that is, 18 complex baseband point frequency test signals are generated in sequence.
[0020] The waveform generation and preprocessing module inside the device first generates complex baseband point frequency test signals sequentially according to a preset frequency sequence by the direct frequency synthesis unit after each power outage and restart of the AAU frequency converter transmitter under test. to During signal generation, the direct frequency synthesis unit operates based on the system clock d, generating a complex baseband point frequency test signal with a fixed initial phase through a phase accumulator and a lookup table. This complex baseband point frequency test signal is a digital baseband signal containing both I and Q components.
[0021] Complex baseband point frequency test signal generated by direct frequency synthesis unit The output is sent to a digital up-converter unit. The digital up-converter unit includes an interpolation filter unit, a numerically controlled oscillator, a multiplier, and a subtractor. The interpolation filter unit first processes the input complex baseband point frequency test signal. Digital interpolation is performed to increase the sampling rate to match that of the subsequent digital-to-analog converter. Taking an interpolation factor of 4 as an example, when the complex baseband point frequency test signal... With a sampling rate of 50 MSPS, the sampling rate is increased to 200 MSPS after 4x interpolation. After interpolation, a low-pass filter is used to remove the image spectrum, yielding the baseband signal with the increased sampling rate. The numerically controlled oscillator generates a frequency of... The digital local oscillator signal also contains I and Q components. The multiplier performs a complex multiplication operation between the interpolated and filtered baseband signal and the digital local oscillator signal. Specifically, the I-path of the baseband signal is multiplied by the I-path of the digital local oscillator signal, and the Q-path of the baseband signal is multiplied by the Q-path of the digital local oscillator signal. The two products are then subtracted to obtain the real part signal, which is the intermediate frequency digital test signal. .
[0022] In digital up-conversion processing, the digital local oscillator frequency is... With complex base band point frequency test signal frequency The following relationship must be satisfied: ; in The frequency of the low-frequency clock c. This is a positive integer corresponding to the frequency point number k. By setting this frequency relationship, the intermediate frequency digital test signal after digital up-conversion is... The frequency is an integer multiple of the low-frequency clock frequency c, thus ensuring the accuracy of the intermediate frequency digital test signal. The initial phase of the clock is kept in a fixed phase alignment with the rising edge of the low-frequency clock c.
[0023] Intermediate frequency digital test signal output by digital upconverter unit The signal is fed into the clock domain conversion unit. Since the digital up-conversion unit operates in the frequency domain of the system clock d, while the digital-to-analog converter operates in the digital-to-analog conversion clock domain, although both clock domains originate from the same frequency synthesizer, their frequencies may differ. Therefore, the intermediate frequency digital test signal needs to be converted using the clock domain conversion unit. Cross-clock domain processing is performed. The clock domain conversion unit adopts an asynchronous FIFO structure to process the intermediate frequency digital test signal. The system operating clock domain is safely converted to the digital-to-analog converter clock domain. Simultaneously, the clock domain conversion unit also converts the intermediate frequency digital test signal. The data format is converted to the interface data format required by the digital-to-analog converter, such as converting from parallel data format to a serial data format with a specific order, or adjusting the data bit width, so as to obtain the intermediate frequency digital test signal. .
[0024] The digital-to-analog converter unit receives intermediate frequency digital test signals. Then, according to the frequency of the digital-to-analog conversion clock. Perform digital-to-analog conversion on it to convert the intermediate frequency digital test signal into digital form. Converted to analog form intermediate frequency analog test signal Due to the inherent conversion delay in the digital-to-analog conversion process, and the fact that this delay may vary slightly each time the device is powered on again due to differences in the device's initialization state, this constitutes a significant source of link delay uncertainty. The intermediate frequency analog test signal output by the digital-to-analog conversion unit... For simulating an intermediate frequency signal, its center frequency is equal to .
[0025] Intermediate frequency analog test signal The signal is fed into the RF channel unit, where it is first converted from the intermediate frequency analog test signal by an analog mixer. Analog up-conversion mixing is performed with the RF local oscillator clock 'a' to shift the signal spectrum to the RF operating frequency band. The RF local oscillator clock 'a' is generated by the frequency source of the frequency converter transmitter, and its frequency... Configured to the frequency of low-frequency clock c Satisfy integer multiple relationship: ; Where N is any positive integer.
[0026] The mixed RF signal is filtered by a bandpass filter to remove the image frequency component and local oscillator leakage component generated during mixing, and then amplified by a power amplifier to finally obtain the RF test signal. RF test signal This refers to the radio frequency output signal to be acquired, whose frequency is equal to... .
[0027] It should be noted that after each power-on of the frequency converter transmitter, the phase reset unit generates a phase reset signal j synchronized with the low-frequency clock c. This phase reset signal j synchronously resets the phase accumulator in the direct frequency synthesis unit and the interpolation filter and numerically controlled oscillator in the digital up-conversion unit. The phase reset signal j is triggered by the rising edge of the low-frequency clock c, and hardware timing constraints ensure that it meets the setup and hold time requirements with the system operating clock d. This synchronous reset mechanism guarantees that the complex baseband point frequency test signal output by the direct frequency synthesis unit is accurate after each power-on. and the intermediate frequency digital test signal output by the digital up-converter unit The initial phase of each signal is aligned with the rising edge of the low-frequency clock c, and thus with the rising edge of the reference clock b. Since the RF local oscillator clock a and the reference clock b are from the same source and their frequencies are integer multiples of each other, the phase introduced by the analog up-conversion process also has a fixed initial value. Through the above multi-level synchronization mechanism, the initial phase state of the entire signal link is locked to the same reference reference each time the device is powered on.
[0028] During phase acquisition, the reference clock b and the RF test signal are used. Each signal is connected to the corresponding input terminal of the multi-channel synchronous acquisition module. The multi-channel synchronous acquisition module uses the rising edge of the reference clock b as the global synchronization trigger signal to perform tests on each RF test signal. For synchronous acquisition, for a frequency converter transmitter under test with multiple RF transmission channels, the N parallel acquisition channels of the multi-channel synchronous acquisition module are connected one-to-one with the multiple transmission channels of the frequency converter transmitter. The sampling clock of each acquisition channel is locked to the same reference clock b, thereby achieving sub-picosecond-level acquisition time synchronization deviation between channels. Inside the multi-channel synchronous acquisition module, a programmable delay line is set in the acquisition trigger path of each acquisition channel. During the device initialization calibration phase, the same calibration signal is input to all acquisition channels. By adjusting the delay of the programmable delay line of each channel, the deterministic delay deviation introduced by the difference in physical trace length between different acquisition channels is compensated, so that the equivalent acquisition time deviation between each acquisition channel is less than or equal to 1 picosecond.
[0029] For a single acquisition process after a single power-on, the multi-channel synchronous acquisition module, following the frequency sequence, uses the same rising edge of the reference clock b as the trigger reference, sequentially (rapidly switching) or simultaneously acquiring each RF test signal in the RF test signal sequence H. Data was collected to obtain the phase values corresponding to each frequency point. In this embodiment, the following example illustrates the process: a digital oscilloscope or high-speed acquisition card is used to sample the waveform data of each channel, and then a digital down-conversion and phase extraction algorithm is used to calculate the instantaneous phase of the signal at each frequency point at the trigger moment. Since the acquisition trigger moment of all frequency points is locked to the same rising edge of the reference clock b, the phase value measured at each frequency point directly reflects the total phase delay of the entire main signal link from baseband signal generation to RF signal output at the trigger moment.
[0030] After completing the full-frequency phase acquisition during a single power-on, the control and decision module de-energizes the transmitter under test, waits for a preset time (preferably 10 seconds) to allow the internal capacitors to fully discharge and all modules to return to their initial states, and then powers on again to restart, repeating the signal generation, preprocessing, and acquisition process. Repeating this operation a preset number of times (preferably 50 or 100 times) yields the phase value matrix corresponding to each frequency point during each restart phase. The row vectors of this matrix correspond to a specific power-on, and the column vectors correspond to a specific frequency point during the frequency sweep.
[0031] The control and decision module processes the phase value matrix described above. For each frequency point k, it extracts the phase value of that frequency point across all restart cycles. , ... (Q represents the total number of restarts), from which the maximum value max( ) and minimum value min( ), calculate the difference between the two. =max( )-min( This difference represents the maximum amplitude of the phase change at that frequency point during multiple power-on cycles. For all n frequency points, the phase difference sequence S = { , ,…, }
[0032] Then, for each frequency point k, the control and decision module retrieves the preset phase difference threshold value corresponding to that frequency point, which has been pre-calculated and stored: ; Where K is a constant less than 1. This threshold expression represents a signal frequency of ( The phase change accumulated within one digital-to-analog converter (DAC) clock cycle of the intermediate frequency (IF) digital test signal is used as the threshold for determining link delay stability. When the phase difference is less than this threshold, it indicates that the link delay variation between multiple power-on cycles is less than one DAC clock cycle, and the link is considered stable. The phase difference values at each frequency point are then used to determine the stability of the link. Match each one with the corresponding threshold Compare, if all frequency points satisfy ≤ If the signal is stable, the main signal link of the frequency converter transmitter is determined to be stable during delayed startup across the entire frequency band.
[0033] If there exists a frequency point k that satisfies > The control and decision module determines that the link corresponding to the frequency point has unstable power-on delay and outputs the link fault location information corresponding to the frequency point.
[0034] Specifically, the specific judgment logic for fault location information is explained as follows: The control and decision module compares the timing relationship between the phase clear signal j inside the digital up-converter unit and the system operating clock d, and checks whether the reset of the interpolation filter unit and the numerically controlled oscillator meets the setup and hold time requirements. If a timing violation occurs between the two, a digital up-converter link abnormality indication is output. If the timing of the phase clear signal j is normal but the phase difference exceeds the limit, the fault location is further investigated downstream to check whether the conversion clock of the digital-to-analog converter unit is stable and whether there are clock glitches or jitter. If an abnormality is found, a digital-to-analog conversion link abnormality indication is output. If both of the above parts are normal, the fault is determined to occur in the analog RF channel section, including excessive local oscillator phase noise of the analog mixer, phase distortion of the bandpass filter, or additional phase changes introduced by the nonlinearity of the power amplifier, and an analog RF channel abnormality indication is output.
[0035] During testing, the environmental stress loading module operates synchronously, and the temperature cycling control unit applies cyclic temperature stress to the casing or key heat-generating components of the frequency converter transmitter under test according to a preset temperature curve. The temperature cycling range is -40℃ to +85℃, with a temperature change rate of 5℃ / min, and each extreme temperature point is held for 30 minutes, allowing the temperature-sensitive analog circuits inside the frequency converter transmitter under test, such as the crystal oscillator, phase-locked loop, and mixer, to fully experience temperature changes. Simultaneously, the power supply fluctuation simulation unit applies a preset amplitude and frequency ripple disturbance to the power supply voltage of the frequency converter transmitter under test. For example, a sinusoidal ripple with a peak-to-peak value of 500mV and a frequency of 100kHz is superimposed on the nominal voltage of 48V to simulate voltage fluctuation conditions under actual base station power supply environments. The environmental stress loading module works in conjunction with the control and decision module to ensure that the temperature points and power supply disturbance states in each power-on test are executed according to the preset stress spectrum, thereby realistically simulating the actual working state of the frequency converter transmitter in outdoor deployment scenarios.
[0036] To further verify the effectiveness of the present invention, this example compares the present invention with the traditional single-frequency point room temperature test method on the same frequency converter transmitter platform under test.
[0037] Experimental conditions include: The AAU frequency converter transmitter under test operates in the 3.3GHz to 4.2GHz frequency band and has 8 transmission channels. In this invention, the frequency step interval is 50MHz, with a total of 18 frequency sweep points, a preset restart count of 100 times, a temperature stress range of -40℃ to +85℃, a power supply ripple of 500mV / 100kHz peak-to-peak, and a K value of 0.5. In the traditional method, the test center frequency is 3.75GHz, tested at a normal temperature of 25℃ with no power supply disturbance, and also restarted 100 times.
[0038] The phase difference values at each frequency point were recorded in the experiment. and the corresponding threshold A comparison was made. Test data for some frequency points are shown in Table 1.
[0039] Table 1 Comparison of Phase Difference Test Data at Selected Frequency Points
[0040] Where "-" indicates that the traditional single-frequency solution was not tested at that frequency.
[0041] As shown in Table 1, the traditional method only tested at the center frequency of 3750MHz. The phase difference measured at this frequency was 0.425 radians, which is less than the threshold of 0.848 radians. Based on this data, the traditional method judged the frequency converter transmitter's delay-based startup stability to be acceptable. However, in the full-band scanning test of this invention, the phase differences of the transmitter at three frequency points—3900MHz, 4050MHz, and 4200MHz—reached 0.897 radians, 0.934 radians, and 1.102 radians, respectively, all exceeding the threshold of 0.848 radians, and were therefore judged as unstable. This indicates that the frequency converter transmitter under test is stable near the center frequency, but has a defect in the high-frequency band where the link delay varies significantly with startup, a problem that traditional single-frequency testing cannot detect.
[0042] This invention continues to troubleshoot using a fault location mechanism, outputting a simulated RF channel anomaly indication. It was discovered that the bandpass filter in the high-frequency band of the RF channel unit exhibited a significant center frequency shift at -40℃, leading to abnormal phase response. After replacing the filter and retesting, the phase difference at each frequency point fell back to below 0.500 radians, indicating stability across the entire frequency band.
[0043] The above are merely preferred embodiments of the present invention and are not intended to limit the present invention in any other way. Any person skilled in the art may make changes or modifications to the above-disclosed technical content to create equivalent embodiments that can be applied to other fields. However, any simple modifications, equivalent changes, and modifications made to the above embodiments based on the technical essence of the present invention without departing from the scope of the present invention shall still fall within the protection scope of the present invention.
Claims
1. A testing device for a frequency converter transmitter, characterized in that, include: The waveform generation and preprocessing module is used to generate a complex baseband point-frequency test signal sequence E={ when the AAU frequency converter transmitter under test is powered off and restarted. , ,…, }, where the frequency of each point frequency test signal is... The system performs a step-by-step scan within the base station's operating frequency band according to a preset frequency point sequence, and tests the frequency signals at each complex baseband point. Preprocessing is performed separately to obtain the corresponding RF test signal sequence H={ , ,…, }; The multi-channel synchronous acquisition module is used to acquire a reference clock b, and uses the rising edge of the reference clock b as a global synchronization trigger to acquire each RF test signal in the RF test signal sequence H. Parallel acquisition is performed to synchronously obtain various RF test signals. The phase value sequence I={ at the trigger time , ,…, }; The environmental stress loading module is used to apply temperature cycling stress and power supply voltage fluctuation stress to the AAU frequency converter transmitter during the test, simulating the actual working environment of the base station. The control and decision module is used to power off and restart the AAU frequency converter transmitter according to a preset number of restarts. The control waveform generation and preprocessing module, the multi-channel synchronous acquisition module and the environmental stress loading module work together to obtain the phase value matrix corresponding to each frequency point in each restart stage. The control and decision module is also used to filter the phase values collected at each frequency point during each restart phase, thereby obtaining the maximum and minimum phase values at each frequency point, and calculating the phase difference sequence S={ between the maximum and minimum phase values at each frequency point. , ,…, }, when the phase difference value corresponding to each frequency point All are less than or equal to the preset phase difference threshold of the corresponding frequency point At that time, it was determined that the main signal link of the AAU frequency converter transmitter was stable during delayed power-on across the entire frequency band.
2. The testing equipment for a frequency converter transmitter according to claim 1, characterized in that: The waveform generation and preprocessing module further includes: A direct frequency synthesis unit is used to generate the complex baseband point frequency test signal sequence E; The digital upconversion unit is used to test the frequency of each complex baseband point frequency signal. Interpolation and digital up-conversion are performed separately to obtain the intermediate frequency digital test signal sequence F={ , ,…, }; Clock domain conversion unit, used for converting various intermediate frequency digital test signals Clock domain conversion and interface adaptation conversion are performed separately to obtain the intermediate frequency digital test signal sequence K={ , ,…, }; The digital-to-analog converter unit is used to process various intermediate frequency digital test signals. Digital-to-analog conversion is performed separately to obtain the intermediate frequency analog test signal sequence G={ , ,…, }; The RF channel unit is used for processing various intermediate frequency analog test signals. Analog up-conversion, filtering, and amplification are performed separately to obtain the RF test signal sequence H={ , ,…, } 3. The testing equipment for a frequency converter transmitter according to claim 1, characterized in that: The multi-channel synchronous acquisition module has N parallel acquisition channels, where N ≥ the number of RF transmission channels of the AAU frequency converter transmitter under test. The sampling clocks of these N parallel acquisition channels are all locked to the same reference clock b, which is used to achieve sub-picosecond-level acquisition time synchronization deviation between channels.
4. The testing equipment for a frequency converter transmitter according to claim 1, characterized in that, The environmental stress loading module includes: The temperature cycle control unit is used to apply cyclic temperature stress within the range of -40℃ to +85℃ to the AAU frequency converter transmitter according to a preset temperature curve during the test, simulating the actual working temperature conditions of the base station equipment in extreme outdoor environments. The power supply fluctuation simulation unit is used to apply ripple disturbances of preset amplitude and frequency to the power supply voltage of the AAU frequency converter transmitter during the test, simulating the voltage fluctuation conditions under the actual power supply environment of the base station.
5. The testing equipment for a frequency converter transmitter according to claim 1, characterized in that: The waveform generation and preprocessing module includes a digital up-conversion unit, which uses a digital local oscillator frequency during digital up-conversion processing. Test signals of each complex base band frequency frequency Frequency of the low-frequency clock c of the base station system Between satisfy ,in It is a positive integer corresponding to the frequency point number k.
6. The testing equipment for a frequency converter transmitter according to claim 1, characterized in that, The preset phase difference threshold for the corresponding frequency point is: ; Where K is a constant less than 1. Let be the frequency of the k-th complex baseband point frequency test signal. The digital local oscillator frequency used for digital upconversion. This is the conversion clock frequency of the digital-to-analog converter.
7. The testing equipment for a frequency converter transmitter according to claim 1, characterized in that, The control and decision module is used to: determine the phase difference value of the AAU frequency converter transmitter at any frequency point. Greater than the preset phase difference threshold of the corresponding frequency point When the frequency point is reached, the link fault location information corresponding to that frequency point is output. The link fault location information includes at least one of digital upconversion link abnormality indication, digital-to-analog conversion link abnormality indication, and analog radio frequency channel abnormality indication.
8. A test method for a frequency converter transmitter, employing the test equipment for a frequency converter transmitter as described in any one of claims 1-7, characterized in that, Includes the following steps: S1, when the AAU frequency converter transmitter under test is powered off and restarted, it generates a complex baseband point frequency test signal sequence E={ , ,…, }, where the frequency of each point frequency test signal is... The system performs a step-by-step scan within the base station's operating frequency band according to a preset frequency point sequence, and tests the frequency signals at each complex baseband point. Preprocessing is performed separately to obtain the corresponding RF test signal sequence H={ , ,…, }; S2. Obtain the reference clock b, and use the rising edge of the reference clock b as the global synchronization trigger to test each RF test signal in the RF test signal sequence H. Parallel acquisition is performed to synchronously obtain each RF test signal. The phase value sequence I={ at the trigger time , ,…, }; S3. During the test, apply temperature cycling stress and power supply voltage fluctuation stress to the AAU frequency converter transmitter, simulating the actual working environment of the base station. The temperature cycling stress cycles within the range of -40℃ to +85℃ according to a preset temperature curve, and the power supply voltage fluctuation stress applies ripple disturbance to the power supply voltage of the AAU frequency converter transmitter according to a preset amplitude and frequency. S4. Power off and restart the AAU frequency converter transmitter according to the preset number of restarts, and repeat steps S1 to S3 to obtain the phase value matrix corresponding to each frequency point in each restart stage. S5. Filter the phase values collected at each frequency point during each restart phase to obtain the maximum and minimum phase values at each frequency point, and calculate the phase difference sequence S={ between the maximum and minimum phase values at each frequency point. , ,…, }; S6, when the phase difference value corresponding to each frequency point All are less than or equal to the preset phase difference threshold of the corresponding frequency point When the AAU frequency converter transmitter's main signal link is stable during delayed power-on across the entire frequency band, it is determined that the AAU frequency converter transmitter's phase difference value at any frequency point is stable. Greater than the preset phase difference threshold of the corresponding frequency point When the frequency point is reached, the link fault location information corresponding to that frequency point is output.
9. A test method for a frequency converter transmitter according to claim 8, characterized in that: In step S2, each acquisition channel of the multi-channel synchronous acquisition corresponds one-to-one with the multiple transmission channels of the AAU frequency converter transmitter. The trigger time of each acquisition channel is locked to the same rising edge of the reference clock b, and a programmable delay line is set in the acquisition trigger path of each acquisition channel.
10. A test method for a frequency converter transmitter according to claim 9, characterized in that: The programmable delay line is used to calibrate the physical trace delay differences between different acquisition channels, so that the equivalent acquisition time deviation between each acquisition channel is less than or equal to 1 picosecond.