Method, apparatus and electronic device for verifying power allocation

CN122901566APending Publication Date: 2026-10-13YONG LIAN KE JI (CHANG SHU) YOU XIAN GONG SI
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202611401151.7
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2026-09-10
Publication Date
2026-10-13

AI Technical Summary

Technical Problem

[0003]现有技术中,大多集中于功率分配方案的生成优化层面,通过拓扑搜索、智能算法求解等方式生成适配终端需求的分配策略,然而在实际工程运行中,功率分配方案的生成过程易受软件逻辑缺陷、硬件参数配置偏差、通信传输干扰、外部数据篡改等多种因素影响,可能产生违反电气安全约束的问题,而依靠人工核对的校验方式在大规模充电系统中效率低下,难以满足校验要求,致使系统存在较为严重的安全运行盲区

Benefits of technology

本发明首先获取待校验的功率分配方案,其中,功率分配方案包括每个用电终端所调用的供电模块、每个开关器件的状态和每个用电终端的需求功率信息;之后,基于充电系统的预设拓扑结构和每个开关器件的状态,构建功率分配方案对应的供电拓扑图,其中,供电拓扑图包括用电终端节点、供电模块节点和开关节点,每个用电终端节点对应一个用电终端,每个供电模块节点对应一个供电模块,每个开关节点对应一个开关器件;进而,在每个用电终端对应的综合上限功率信息大于或等于对应的需求功率信息的情况下,得到第一正常校验结果,进一步,在供电拓扑图中,对每个用电终端与调用的供电模块之间的连接路径分别进行通路数量检测和环路检测,以及对闭合状态的每个开关器件进行电流过载检测,得到第二校验结果,并在第二校验结果指示校验正常的情况下,执行功率分配方案,从而能够在方案下发执行前拦截违规分配方案,且与功率分配生成逻辑解耦形成独立的安全防护屏障,提升充电系统运行的稳定性与安全性。

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122901566A_ABST
    Figure CN122901566A_ABST
Patent Text Reader

Abstract

The application discloses a kind of verification method, device and electronic equipment of power distribution, which comprises the state of each switch device in the power distribution scheme to be verified based on the preset topology structure of charging system and the power distribution scheme, and the power supply topology graph corresponding to the power distribution scheme is constructed;In the case where the integrated upper limit power information corresponding to each power consumption terminal in the power distribution scheme to be verified is greater than or equal to the corresponding demand power information, a first normal verification result is obtained;In the power supply topology graph, the connection path between each power consumption terminal and the called power supply module is detected respectively, and the loop detection and the current overload detection of each switch device in the closed state are carried out, and a second verification result is obtained;In the case where the second verification result indicates that the verification is normal, the power distribution scheme is executed. By using the disclosed embodiment of the application, illegal distribution scheme can be intercepted before the scheme is executed, and the stability and safety of the charging system operation are improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of charging technology, and in particular to a power distribution verification method, apparatus, and electronic device. Background Technology

[0002] With the rapid growth of electric vehicle ownership, split-type charging piles (charging stacks) have become the mainstream architecture for high-power charging scenarios due to their advantages of power sharing and high resource utilization. The system typically includes multiple dynamically schedulable power supply modules, a power distribution matrix composed of multiple switching devices, and multiple charging terminals (charging guns).

[0003] In existing technologies, most focus on the generation and optimization of power allocation schemes, generating allocation strategies that adapt to terminal needs through topology search and intelligent algorithm solutions. However, in actual engineering operations, the generation process of power allocation schemes is easily affected by various factors such as software logic defects, hardware parameter configuration deviations, communication transmission interference, and external data tampering, which may lead to violations of electrical safety constraints. Furthermore, the verification method relying on manual checks is inefficient in large-scale charging systems and cannot meet the verification requirements, resulting in a relatively serious blind spot in the safe operation of the system. Summary of the Invention

[0004] To address the aforementioned problems in the prior art, this invention discloses a power allocation verification method, apparatus, and electronic device. This method can intercept illegal allocation schemes before they are issued and executed, and is decoupled from the power allocation generation logic to form an independent security barrier, thereby improving the stability and safety of the charging system. The technical solution disclosed in this invention is as follows: According to one aspect of the disclosed embodiments of the present invention, a power allocation verification method is provided. The method is applied to a charging system, the charging system including multiple power-consuming terminals, multiple power supply modules, and multiple switching devices, the multiple switching devices being connected to the multiple power-consuming terminals and the multiple power supply modules. The method includes: Obtain the power allocation scheme to be verified; the power allocation scheme includes the power supply module called by each power terminal, the status of each switching device, and the power demand information of each power terminal; Based on the preset topology of the charging system and the state of each switching device, a power supply topology diagram corresponding to the power allocation scheme is constructed; the power supply topology diagram includes power terminal nodes, power supply module nodes and switching nodes, each power terminal node corresponds to a power terminal, each power supply module node corresponds to a power supply module, and each switching node corresponds to a switching device. If the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, the first normal verification result is obtained. In the power supply topology diagram, the number of paths and loop detection are performed on the connection path between each power terminal and the called power supply module, and the current overload detection is performed on each switch device in the closed state to obtain the second verification result; If the second verification result indicates that the verification is normal, the power allocation scheme is executed.

[0005] Optionally, in the power supply topology diagram, the connection path between each power terminal and the invoked power supply module is subjected to path number detection and loop detection, and each switching device in the closed state is subjected to current overload detection to obtain the second verification result, including: In the power supply topology diagram, the connection path between each power terminal and the invoked power supply module is subjected to path number detection and loop detection to obtain the first sub-verification result; If the first sub-verification result indicates that the verification is normal, current overload detection is performed on each switch device in the closed state to obtain the second sub-verification result. If the second sub-verification result indicates that the verification is normal, the second normal verification result shall be determined as the second verification result.

[0006] Optionally, the step of performing path count detection and loop detection on the connection path between each power terminal and the invoked power supply module to obtain the first sub-verification result includes: Determine the number of paths in the connection path between each power terminal and each power supply module invoked; Determine the number of duplicate nodes in each connection path between each power terminal and each power supply module invoked; When the number of paths is one or the number of duplicate nodes is zero, the first sub-normal verification result is determined as the first sub-verification result.

[0007] Optionally, the process of performing current overload detection on each switching device in the closed state to obtain the second sub-verification result includes: Iterate through the closed states of switching devices; When traversing to the current switching device, for the target power terminal whose connection path includes the current switching device, the demand current information of the target power terminal is summed to obtain the comprehensive current information corresponding to the current switching device; If the comprehensive current information corresponding to the current switching device is not greater than the rated current information corresponding to the current switching device, it is determined that the current of the current switching device is not overloaded. When the traversal is complete, the current of each switch device in the closed state is not overloaded, and the second sub-normal verification result is determined as the second sub-verification result.

[0008] Optionally, the method further includes: If the first sub-verification result indicates a verification anomaly, the power allocation scheme is not executed, and the first sub-anomaly verification result is output. The first sub-anomaly verification result includes that the number of paths in the connection path between any power terminal and any power supply module called is not one, or the number of duplicate nodes in each connection path between any power terminal and any power supply module called is greater than zero. If the second sub-verification result indicates a verification anomaly, the power allocation scheme is not executed, and the second sub-anomaly verification result is output; the second sub-anomaly verification result includes the comprehensive current information corresponding to any switching device being greater than the corresponding rated current information.

[0009] Optionally, when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, obtaining the first normal verification result includes: Based on the upper limit power information of the power supply module called by each power terminal, calculate the comprehensive upper limit power information corresponding to each power terminal; The first normal verification result is obtained when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information.

[0010] Optionally, calculating the comprehensive upper limit power information corresponding to each power user terminal based on the upper limit power information of the power supply module invoked by each power user terminal includes: Obtain the output voltage information, upper limit current information, and rated current information of each switching device corresponding to each power supply module; Based on the rated current information of multiple target switching devices corresponding to each power terminal in the power supply topology diagram, the lower limit current information corresponding to each power terminal is determined; each target switching device is the switching device that the connection path between each power terminal and the invoked power supply module passes through. The target current information corresponding to each power terminal is determined from the upper limit current information of the power supply module called by each power terminal and the lower limit current information corresponding to each power terminal. The output voltage information corresponding to each power supply module and the target current information of the power terminal corresponding to each power supply module are multiplied together to obtain the upper limit power information corresponding to each power supply module. The upper limit power information of the power supply module called by each power terminal is summed to obtain the comprehensive upper limit power information.

[0011] Optionally, the method further includes: If the overall upper limit power information corresponding to any power terminal is less than the corresponding demand power information, the power allocation scheme will not be executed, and the first anomaly verification result will be output.

[0012] According to another aspect of the disclosed embodiments of the present invention, a power distribution verification device is provided. The device is applied to a charging system, the charging system including multiple power-consuming terminals, multiple power supply modules, and multiple switching devices, the multiple switching devices being connected to the multiple power-consuming terminals and the multiple power supply modules. The device includes: The acquisition module is used to acquire the power allocation scheme to be verified; the power allocation scheme includes the power supply module called by each power terminal, the status of each switching device, and the power demand information of each power terminal; The power supply topology construction module is used to construct the power supply topology corresponding to the power allocation scheme based on the preset topology of the charging system and the state of each switching device. The power supply topology includes power terminal nodes, power supply module nodes and switching nodes. Each power terminal node corresponds to a power terminal, each power supply module node corresponds to a power supply module, and each switching node corresponds to a switching device. The first verification module is used to obtain a first normal verification result when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information. The second verification module is used to perform path number detection and loop detection on the connection path between each power terminal and the called power supply module in the power supply topology diagram, and to perform current overload detection on each switch device in the closed state, so as to obtain the second verification result. The execution module is used to execute the power allocation scheme when the second verification result indicates that the verification is normal.

[0013] According to another aspect of the embodiments disclosed in this invention, an electronic device for power allocation verification is provided, including a processor and a memory, wherein the memory stores at least one instruction, which is loaded and executed by the processor to implement the power allocation verification method described in any of the preceding claims.

[0014] According to another aspect of the embodiments disclosed in this invention, a computer-readable storage medium is provided, wherein at least one instruction is stored in the computer storage medium, the at least one instruction being loaded and executed by a processor to implement the power allocation verification method described in any of the preceding claims.

[0015] According to another aspect of the disclosed embodiments of the present invention, a computer program product containing instructions is provided, which, when run on a computer, causes the computer to perform the power allocation verification method described in any of the above embodiments of the present invention.

[0016] This invention provides a power distribution verification method, apparatus, and electronic device. The method is applied to a charging system comprising multiple power-consuming terminals, multiple power supply modules, and multiple switching devices connected to the multiple power-consuming terminals and multiple power supply modules. This invention has the following technical advantages: This invention first obtains the power allocation scheme to be verified, which includes the power supply module called by each power user terminal, the state of each switching device, and the power demand information of each power user terminal. Then, based on the preset topology of the charging system and the state of each switching device, a power supply topology diagram corresponding to the power allocation scheme is constructed. This topology diagram includes power user terminal nodes, power supply module nodes, and switching nodes; each power user terminal node corresponds to one power user terminal, each power supply module node corresponds to one power supply module, and each switching node corresponds to one switching device. Furthermore, if the comprehensive upper limit power information corresponding to each power user terminal is greater than or equal to the corresponding power demand information, a first normal verification result is obtained. Further, in the power supply topology diagram, the connection path between each power user terminal and the called power supply module is subjected to path number detection and loop detection, and each switching device in a closed state is subjected to current overload detection, resulting in a second verification result. If the second verification result indicates normal verification, the power allocation scheme is executed. This allows for the interception of illegal allocation schemes before the scheme is issued and executed, and it is decoupled from the power allocation generation logic to form an independent security barrier, improving the stability and safety of the charging system operation.

[0017] It should be understood that the above general description and the following detailed description are exemplary and explanatory only, and are not intended to limit this disclosure. Attached Figure Description

[0018] To more clearly illustrate the technical solutions in the embodiments of the present invention, the accompanying drawings used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings described below are only some embodiments of the present invention. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0019] Figure 1 This is a flowchart illustrating a power allocation verification method according to an exemplary embodiment; Figure 2 This is a schematic diagram illustrating a preset topology according to an exemplary embodiment; Figure 3 This is a schematic diagram illustrating a process for determining the comprehensive upper limit power information corresponding to each power terminal according to an exemplary embodiment; Figure 4 This is a schematic diagram illustrating a process for performing a first verification according to an exemplary embodiment; Figure 5 This is a schematic diagram illustrating a process for determining a second verification result according to an exemplary embodiment; Figure 6 This is a schematic diagram illustrating a process for performing a second verification according to an exemplary embodiment; Figure 7 This is a block diagram illustrating a power distribution verification device according to an exemplary embodiment; Figure 8 This is a block diagram illustrating a terminal electronic device for power allocation verification according to an exemplary embodiment; Figure 9 This is a block diagram illustrating a server electronic device for power allocation verification according to an exemplary embodiment. Detailed Implementation

[0020] To enable those skilled in the art to better understand the technical solutions disclosed in this invention, the technical solutions in the disclosed embodiments will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are merely some embodiments of this invention, and not all embodiments. All other embodiments obtained by those skilled in the art based on the embodiments of this invention without creative effort are within the scope of protection of this invention.

[0021] It should be noted that the terms "first," "second," etc., in the specification, claims, and accompanying drawings of this invention are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence. It should be understood that such data can be interchanged where appropriate so that the embodiments of the invention disclosed herein can be implemented in orders other than those illustrated or described herein. Furthermore, the terms "comprising" and "having," and any variations thereof, are intended to cover non-exclusive inclusion; for example, a process, method, system, product, or server that comprises a series of steps or units is not necessarily limited to those explicitly listed, but may include other steps or units not explicitly listed or inherent to such processes, methods, products, or devices.

[0022] Currently, the charging pile industry focuses on "how to generate power allocation schemes" in its power distribution efforts. However, in practical engineering applications, the generated power allocation schemes may contain serious errors that violate electrical constraints due to software defects, parameter errors, communication delays, or external interference. For example, the total output capacity of the modules allocated to a charging gun may be insufficient to meet its power requirements, or there may be loops or non-unique paths in the power supply path, leading to circulating currents that damage the equipment; the actual current that switching devices withstand may exceed their rated values, causing overheating or even burnout. Engineers typically manually check these issues item by item based on electrical design drawings, which is extremely inefficient and prone to errors. Therefore, there is an urgent need for an automatic verification method independent of the generation process and geared towards the power allocation results. This method should be able to automatically complete a comprehensive electrical constraint check before the allocation scheme is issued and executed, thus preventing the execution of erroneous schemes from the outset.

[0023] The following describes a power distribution verification method according to this application. This method is applied to a charging system, which includes multiple power-consuming terminals, multiple power supply modules, and multiple switching devices. The multiple switching devices are connected to the multiple power-consuming terminals and the multiple power supply modules. Please refer to... Figure 1 , Figure 1 This is a flowchart illustrating a power allocation verification method according to an exemplary embodiment. This specification provides the operational steps of the method as described in the embodiments or flowchart, but based on conventional or non-inventive labor, more or fewer operational steps may be included. The order of steps listed in the embodiments is merely one possible execution order among many and does not represent the only execution order. In actual system or server product execution, the method can be executed sequentially or in parallel (e.g., in a parallel processor or multi-threaded processing environment) as shown in the embodiments or drawings. Specifically, as... Figure 1 As shown, the above method may include: S101: Obtain the power allocation scheme to be verified.

[0024] In one specific embodiment, the power allocation scheme can be any power allocation scheme to be verified. The power allocation scheme can be generated by a power allocation generator. In practical applications, current technological research and development in this field mainly focuses on the generation and optimization of power allocation schemes, generating allocation strategies adapted to terminal needs through topology search, intelligent algorithm solutions, etc. However, in actual engineering operations, the generation process of power allocation schemes is easily affected by various factors such as software logic defects, hardware parameter configuration deviations, communication transmission interference, and external data tampering. This may generate erroneous schemes that violate electrical safety constraints. For example, the actual power supply capacity allocated to the terminal may not meet its power requirements, multiple power supply paths or electrical loops may cause circulating current faults, and switching devices shared by multiple terminals may overheat and burn out due to current superposition exceeding the rated current carrying capacity. Furthermore, the existing self-checking logic embedded in the generation process is deeply coupled with the allocation generation algorithm. Since the generator and the embedded verification share the same set of code logic, if the topology model or operating parameters of the generation algorithm itself are incorrect, the self-checking logic will perform verification based on the incorrect premise, and cannot effectively identify the above-mentioned safety hazards. The verification method and system provided in this application operate independently of the power allocation generator, can run in parallel with the power allocation generator, do not participate in the generation of power allocation schemes, take the power allocation schemes already generated by the generator as input, and perform electrical constraint checks on the schemes before the allocation schemes are executed.

[0025] Specifically, the power allocation scheme may include the power supply module called by each power terminal, the status of each switching device, and the power demand information of each power terminal. The power terminal may be a charging gun, the power supply module may be a schedulable DC-DC power unit in the system, and the status of the switching device may include closed and open. The switching device can be used to determine whether the power supply module is connected to the power terminal and how it is connected to the power terminal. That is, the connection path between the power terminal and the power supply module can be determined based on the status of the switching device.

[0026] S103: Based on the preset topology of the charging system and the state of each switching device, construct the power supply topology diagram corresponding to the power allocation scheme.

[0027] In one specific embodiment, the aforementioned preset topology can be an overall structural diagram that reflects the hardware connection relationships of the entire charging system, such as... Figure 2As shown, the topology can include power terminal nodes (G1, G2, G3), power supply module nodes (M1, M2, M3, M4), and switch nodes (K1, K2, K3, K4, K5). Each power terminal node corresponds to one power terminal, each power supply module node corresponds to one power supply module, and each switch node corresponds to one switching device. Edges in the topology can be assigned attribute limits (such as current limits). Based on the state of the switching devices in the received power allocation scheme, the corresponding switch nodes are marked as "closed" or "open." Open switching devices are considered broken edges in the topology graph, thus generating the current power supply topology graph.

[0028] In one specific embodiment, the power supply topology diagram can be a sub-diagram obtained from a preset topology structure, representing the power-consuming terminals included in the power allocation scheme, their invoked power supply modules, and the state of each switching device. Specifically, in a power allocation scheme where the first power-consuming terminal invokes the first and second power supply modules (both the first and second switching devices are closed), the second power-consuming terminal invokes the third power supply module (both the third and fourth switching devices are closed), the third power-consuming terminal is in standby mode, and the fifth switching device is in an open state, the aforementioned power-consuming terminals correspond to nodes G1-G3, the aforementioned power supply modules correspond to nodes M1-M3, and the aforementioned switching devices correspond to nodes K1-K5. In the corresponding power supply topology diagram, for the first power-consuming terminal node G1, the paths from the first power supply module node M1 and the second power supply module node M2 ​​to G1 pass through the first switching node K1 and the second switching node K2; for the second power-consuming terminal node G2, the path from the third power supply module node M3 to G2 passes through the fourth switching node K4 and the third switching node K3.

[0029] S105: If the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, the first normal verification result is obtained.

[0030] Optionally, if the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, the first normal verification result may include: Based on the upper limit power information of the power supply module called by each power terminal, calculate the comprehensive upper limit power information corresponding to each power terminal; If the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, the first normal verification result is obtained.

[0031] In one specific embodiment, for each charging gun, the maximum total power information (i.e., comprehensive upper limit power information) that all power supply modules it calls upon can be calculated under real-time output voltage. It is then determined whether this power is greater than or equal to the power requirement of that charging gun. If the maximum total power information for each charging gun is greater than or equal to the power requirement of that charging gun, the power sufficiency check is deemed normal, and the next step of verification can proceed. Specifically, the maximum power supply information (i.e., upper limit power information) of a single power supply module is constrained by the switching current limit on the power supply path.

[0032] Optional, such as Figure 3 As shown, the calculation of the comprehensive upper limit power information for each power user terminal, based on the upper limit power information of the power supply module invoked by each power user terminal, may include: S301: Obtain the output voltage information, upper limit current information, and rated current information of each switching device corresponding to each power supply module.

[0033] In one specific embodiment, the upper limit current information corresponding to the power supply module can be the maximum output current information of the power supply module, and the output voltage information can be the DC bus voltage information.

[0034] S303: Based on the rated current information of multiple target switching devices corresponding to each power terminal in the power supply topology diagram, determine the lower limit current information corresponding to each power terminal.

[0035] In one specific embodiment, each target switching device can be a switching device along the connection path between each power-consuming terminal and the invoked power supply module. That is, in the power supply topology diagram corresponding to the power allocation scheme, it is a switching node on the line connecting the power-consuming terminal node and the corresponding power supply module node, and the state of the switching device corresponding to the switching node is closed. The lower limit current information corresponding to each power-consuming terminal can be the minimum value among the rated current information of its multiple target switching devices.

[0036] S305: Determine the target current information for each power user terminal from the upper limit current information of the power supply module called by each power user terminal and the lower limit current information corresponding to each power user terminal.

[0037] In one specific embodiment, the smaller of the aforementioned upper limit current information and the aforementioned lower limit current information is determined as the aforementioned target current information. For example, if for a power terminal, the maximum output current of the power supply module it calls is 100A (i.e., the aforementioned upper limit current information), and the rated current of the target switching device includes 150A and 200A, then the aforementioned lower limit current information is the minimum value between 150A and 200A, which is 150A, and the aforementioned target current information is the smaller value between 100A and 150A, which is 100A.

[0038] S307: Multiply the output voltage information corresponding to each power supply module by the target current information of the power consumption terminal corresponding to each power supply module, to obtain the upper limit power information corresponding to each power supply module.

[0039] S309: Sum the upper limit power information of the power supply modules called by each power consumption terminal, to obtain comprehensive upper limit power information.

[0040] In a specific embodiment, the power consumption terminals in the power allocation scheme are traversed one by one, the above calculation is performed for each power consumption terminal to obtain the respective comprehensive upper limit power information, which is compared with the respective corresponding required power information. In the case that the comprehensive upper limit power information corresponding to each power consumption terminal is greater than or equal to the corresponding required power information, a first normal verification result is obtained.

[0041] In practical applications, as Figure 4 shown, a first verification, namely power sufficiency verification, is performed. Traverse each charging gun i, and obtain its required power Preq_i and the called power supply module set Mi. Then, for each power supply module m in Mi, determine the power supply path from it to the gun i. Since the current topology has been constructed according to the switch state in the power allocation scheme, the path is uniquely determined and may pass through a plurality of closed switches. Search for the rated current of all switches on the path, and take the minimum value Ibottleneck of the rated currents. Further, calculate the actual maximum available power P_m_max of the power supply module m as P_m_max=V_current×min(100A, Ibottleneck), sum the respective actual maximum available powers of the power supply modules in Mi to obtain the total actual maximum available power SumP=ΣP_m_max. Compare SumP with Preq_i, and if SumP<Preq_i, mark that the power of gun i is insufficient, and record the difference between SumP and Preq_i, where V_current represents the current voltage value. Optionally, an indicator (allpass) indicating whether all guns have passed the detection may be set. In the case that the power of one charging gun is insufficient, the value of allpass is set to "No" (false). After all guns are detected, it is determined whether the value of allpass is "Yes" (true). If the value is "Yes", the first verification is normal; otherwise, the first verification is abnormal, and all charging guns determined to have insufficient power and their respective corresponding power differences are output.

[0042] Specifically, as Figure 2The topology shown is a preset topology. Each power terminal (charging gun) corresponds to nodes G1-G3, each power supply module corresponds to nodes M1-M4, each has a rated power of 40kW and a maximum output current of 100A, and each switching device corresponds to nodes K1-K5, each with a rated current of 200A. The power allocation scheme is as follows: the first power terminal calls the first and second power supply modules, and the first and second switching devices are both in the closed state; the second power terminal calls the third power supply module, and the third and fourth switching devices are both in the closed state; the third power terminal is in standby mode; and when the fifth switching device is in the open state, the fourth power supply module is not connected to any power terminal. The first verification (power sufficiency) is performed. For the first power terminal node G1: the path from the first power supply module node M1 and the second power supply module node M2 ​​to G1 passes through the first switch node K1 and the second switch node K2, with a rated current of 200A (bottleneck 200A), V=500V, and the maximum available power of each power supply module = 500V×min(100A,200A) = 50kW, for a total available power of 100kW≥80kW. For the second power terminal node G2: the path from the third power supply module node M3 to G2 passes through the fourth switch node K4 and the third switch node K3, with a bottleneck of 200A, and available power of 50kW < required power of 60kW. The power of the second power terminal corresponding to node G2 is insufficient, with a power gap of 10kW. The first verification fails, a report is generated, and the execution of the scheme is blocked. There is no need to proceed to the second verification.

[0043] S107: In the power supply topology diagram, the number of paths and loop detection are performed on the connection path between each power terminal and the power supply module called, and the current overload detection is performed on each switch device in the closed state to obtain the second verification result.

[0044] In one specific embodiment, the second verification result may include a second normal verification result and a second abnormal verification result. The second normal verification result may be an output result in which the number of paths, loop detection and current overload detection are all normal each time. The second abnormal verification result may be an output result in which any of the number of paths, loop detection and current overload detection is abnormal.

[0045] Optional, such as Figure 5 As shown in the power supply topology diagram above, the connection path between each power terminal and the called power supply module is checked for the number of paths and loops, and each switch device in the closed state is checked for current overload. The resulting second verification result may include: S501: In the power supply topology diagram, the number of paths and loop detection are performed on the connection path between each power terminal and the power supply module called, and the first sub-verification result is obtained.

[0046] In one specific embodiment, the first sub-verification result may include a first sub-normal verification result and a first sub-abnormal verification result. The first sub-normal verification result may be the output result in which both the number of paths and loop detection are normal each time, and the first sub-abnormal verification result may be the output result in which any abnormality occurs in either the number of paths or loop detection.

[0047] Optionally, the above-mentioned path number detection and loop detection for the connection path between each power terminal and the invoked power supply module, to obtain the first sub-verification result, may include: Determine the number of paths in the connection path between each power terminal and each power supply module invoked; Determine the number of duplicate nodes in each connection path between each power terminal and each power supply module invoked; When the number of paths is one or the number of duplicate nodes is zero, the first normal check result is determined as the first check result.

[0048] In one specific embodiment, path count detection can be used to check whether the connection path between each power terminal and the called power supply module is unique (whether there is a risk of loop current). This can be implemented using depth-first search (DFS) or breadth-first search (BFS) algorithms. Specifically, starting with each charging gun, the power supply topology is traversed backwards, recording all paths that can reach the power supply module called by that gun. If the same module reaches the gun via more than two different paths, a non-unique path is identified, indicating a risk of loop current, and the path count detection result is abnormal. Otherwise, no non-unique path exists, the path count is always one, and the path count detection result is normal. Loop detection can be used to check whether there are duplicate nodes on a connection path. If a duplicate node appears on any path, a loop is identified, and the loop detection result is abnormal. If no duplicate node appears on any path, no loop exists in the topology, and the loop detection result is normal. When the path count is always one, or the number of duplicate nodes is always zero (i.e., both the path count detection result and the loop detection result are normal), the first sub-normal verification result is output.

[0049] In practical applications, such as Figure 6As shown, the second verification step, path compliance verification, is performed. For each charging gun i, starting from it, all possible electrical paths to its calling module are searched backwards. Specifically, depth-first search (DFS) or breadth-first search (BFS) algorithms can be used, but edges containing disconnect switches are ignored. If it is found that gun i can reach the same power supply module through different paths (i.e., multiple paths to the same module), the path is determined to be non-unique. If duplicate nodes exist on a path during the search, a loop is determined to exist. If any of the above situations occur, gun i's path is marked as abnormal, verification fails, a violation is recorded, a report is generated, and the scheme execution is blocked. If none of the above situations exist, the path uniqueness check for that charging gun passes, and the above checks are repeated for other charging guns. If each charging gun has been checked, the next step of verification (switch current overload check) is performed.

[0050] S503: If the first sub-verification result indicates that the verification is normal, perform current overload detection on each switch device in the closed state to obtain the second sub-verification result.

[0051] In one specific embodiment, the second sub-verification result may include a second sub-normal verification result and a second sub-abnormal verification result. The second sub-normal verification result may be an output result indicating that the current overload detection of each switching device is normal, while the second sub-abnormal verification result may be an output result indicating that the current overload detection of any switching device is abnormal. Current overload detection is used to detect whether the total current flowing through a switching device exceeds its rated current. Specifically, the total current flowing through a switching device may be the sum of the required currents on all power supply paths of that switching device. If the total current of any switching device exceeds its rated current (current overload), then the current overload detection of that switching device is abnormal, and a second sub-abnormal verification result is output. If, for each switching device, the total current does not exceed its rated current (current not overloaded), then the current overload detection is normal, and a second sub-normal verification result is output.

[0052] Optionally, the above-mentioned current overload detection for each switching device in the closed state to obtain the second sub-verification result may include: Iterate through the closed states of switching devices; When traversing to the current switching device, for target power terminals whose connection paths include the current switching device, the demand current information of the target power terminals is summed to obtain the comprehensive current information corresponding to the current switching device. If the comprehensive current information corresponding to the current switching device is not greater than the rated current information corresponding to the current switching device, it is determined that the current of the current switching device is not overloaded. When the traversal is complete, the current of each switch device in the closed state is not overloaded, and the second sub-normal verification result is determined as the second sub-verification result.

[0053] Specifically, the comprehensive current information corresponding to the switching device is the total current information flowing through the switching device mentioned above. In practical applications, such as... Figure 6 As shown, assuming all the above test results for each charging gun are normal, a switch current overload check is performed. For each closed switch kj, each charging gun i and its unique power supply path Path_i are traversed. If Path_i contains kj, the required current I_req_i of gun i is accumulated = P_req_i / V_current. At the end of the traversal, the total current SumI_kj flowing through kj is obtained. If SumI_kj is greater than the rated current I_rate_kj of kj, the switch kj is marked as overloaded, the actual current value is recorded, and the second anomaly check result is output. If no switch current is overloaded, the second check passes, and the second normal check result is output.

[0054] S505: If the second sub-verification result indicates that the verification is normal, the second normal verification result shall be determined as the second verification result.

[0055] In one specific embodiment, the second sub-verification result indicates that the verification is normal, that is, for each switching device, the total current does not exceed its rated current (current is not overloaded), then the current overload detection is normal, and the second sub-normal verification result is output.

[0056] S109: If the second verification result indicates that the verification is normal, execute the power allocation scheme.

[0057] Specifically, if both the first and second verification results indicate that the verification is normal, the power allocation scheme is executed.

[0058] Optionally, the above method may also include: If the first sub-verification result indicates a verification anomaly, the power allocation scheme is not executed, and the first sub-anomaly verification result is output. If the second sub-verification result indicates a verification anomaly, the power allocation scheme is not executed, and the second sub-anomaly verification result is output.

[0059] In one specific embodiment, the first sub-anomaly verification result may include that the number of paths in the connection path between any power-consuming terminal and any called power supply module is not one, or that the number of duplicate nodes in each connection path between any power-consuming terminal and any called power supply module is greater than zero. The second sub-anomaly verification result may include that the comprehensive current information corresponding to any switching device is greater than the corresponding rated current information.

[0060] Optionally, the above method may also include: If the overall upper limit power information corresponding to any power terminal is less than the corresponding demand power information, the power allocation scheme will not be executed, and the first anomaly verification result will be output.

[0061] In one specific embodiment, if the comprehensive upper limit power information corresponding to any power terminal is less than the corresponding demand power information, that is, the power of the power terminal is insufficient, and the power gap (i.e., the difference between the demand power information and the comprehensive upper limit power information) is recorded. If any verification detection anomaly occurs, the power allocation scheme is not executed, and the corresponding anomaly is marked and a report is generated, such as which charging gun has insufficient power and its power gap value, which charging gun has a non-unique path or a loop, and which switching device is overloaded and its actual current value. The verification report is uploaded to the monitoring backend and triggers an alarm, blocking the execution of the scheme. The power allocation generator can then be started for reallocation, and upon receiving the new allocation scheme, the aforementioned verification method is executed for verification.

[0062] As can be seen from the technical solutions provided in the embodiments of this specification above, this specification first obtains the power allocation scheme to be verified, wherein the power allocation scheme includes the power supply module called by each power user terminal, the state of each switching device, and the power demand information of each power user terminal; then, based on the preset topology of the charging system and the state of each switching device, a power supply topology diagram corresponding to the power allocation scheme is constructed, wherein the power supply topology diagram includes power user terminal nodes, power supply module nodes, and switching nodes, each power user terminal node corresponds to one power user terminal, each power supply module node corresponds to one power supply module, and each switching node corresponds to one switching device; furthermore, when the comprehensive upper limit power information corresponding to each power user terminal is greater than or equal to the corresponding power demand information, a first normal verification result is obtained; furthermore, in the power supply topology diagram, the connection path between each power user terminal and the called power supply module is subjected to path number detection and loop detection, and each switching device in the closed state is subjected to current overload detection to obtain a second verification result, and when the second verification result indicates that the verification is normal, the power allocation scheme is executed.

[0063] Therefore, by obtaining the complete power allocation scheme to be verified, and combining the preset topology of the charging system with the status of each switching device in the scheme to construct a real-time power supply topology diagram, the system first verifies whether the comprehensive upper limit power of each power terminal meets the required power from the power capacity dimension, ensuring that the power supply capacity matches the terminal demand. Then, from the electrical topology dimension, the system performs path number detection and loop detection on the connection path between each power terminal and the power supply module it calls to avoid the risk of circulating current damaging the equipment. At the same time, the system performs current overload detection on the closed switching devices to prevent the devices from overheating and burning out. The power allocation scheme is only executed after all verifications pass. This system can intercept illegal allocation schemes before the scheme is issued and executed, and it is decoupled from the power allocation generation logic to form an independent safety protection barrier. This dual redundancy architecture decouples generation and verification, improving the stability and safety of the charging system operation.

[0064] This invention also provides a power distribution verification device, such as... Figure 7 As shown, the device is applied to a charging system, which includes multiple power terminals, multiple power supply modules, and multiple switching devices. The multiple switching devices are connected to the multiple power terminals and the multiple power supply modules. The device includes: The acquisition module 710 is used to acquire the power allocation scheme to be verified; the power allocation scheme includes the power supply module called by each power terminal, the status of each switching device, and the power demand information of each power terminal; The power supply topology construction module 720 is used to construct a power supply topology diagram corresponding to the power allocation scheme based on the preset topology structure of the charging system and the state of each switching device. The power supply topology diagram includes power terminal nodes, power supply module nodes and switching nodes. Each power terminal node corresponds to a power terminal, each power supply module node corresponds to a power supply module, and each switching node corresponds to a switching device. The first verification module 730 is used to obtain a first normal verification result when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information. The second verification module 740 is used to perform path number detection and loop detection on the connection path between each power terminal and the called power supply module in the power supply topology diagram, and to perform current overload detection on each switch device in the closed state, so as to obtain the second verification result. The execution module 750 is used to execute the power allocation scheme when the second verification result indicates that the verification is normal.

[0065] Optionally, the second verification module 740 includes: The first sub-verification unit is used to perform path number detection and loop detection on the connection path between each power terminal and the called power supply module in the power supply topology diagram, and obtain the first sub-verification result. The second sub-verification unit is used to perform current overload detection on each switch device in the closed state when the first sub-verification result indicates that the verification is normal, and to obtain the second sub-verification result. The second verification result determination unit is used to determine the second normal verification result as the second verification result when the second sub-verification result indicates that the verification is normal.

[0066] Optionally, the first sub-verification unit includes: The path number determination unit is used to determine the number of paths in the connection path between each power terminal and each power supply module called. The duplicate node count determination unit is used to determine the number of duplicate nodes in each connection path between each power terminal and each power supply module called; The first sub-verification result determination unit is used to determine the first sub-normal verification result as the first sub-verification result when the number of paths is one or the number of duplicate nodes is zero.

[0067] Optionally, the second sub-verification unit includes: The traversal unit is used to traverse the switching devices in their closed states. The comprehensive current information determination unit is used to, when traversing to the current switching device, sum the demand current information of the target power terminal whose connection path includes the current switching device, to obtain the comprehensive current information corresponding to the current switching device; The current not overload determination unit is used to determine that the current of the current switching device is not overloaded when the comprehensive current information corresponding to the current switching device is not greater than the rated current information corresponding to the current switching device. The second sub-verification result determination unit is used to determine the second sub-normal verification result as the second sub-verification result when the current of each closed switching device is not overloaded after the traversal is completed.

[0068] Optionally, the device further includes: The first sub-anomaly verification result output module is used to not execute the power allocation scheme and output the first sub-anomaly verification result when the first sub-anomaly verification result indicates an anomaly. The first sub-anomaly verification result includes that the number of paths in the connection path between any power terminal and any power supply module called is not one, or the number of duplicate nodes in each connection path between any power terminal and any power supply module called is greater than zero. The second sub-anomaly verification result output module is used to not execute the power allocation scheme and output the second sub-anomaly verification result when the second sub-anomaly verification result indicates an anomaly. The second sub-anomaly verification result includes the comprehensive current information corresponding to any switching device being greater than the corresponding rated current information.

[0069] Optionally, the first verification module 730 includes: The comprehensive upper limit power information determination unit is used to calculate the comprehensive upper limit power information corresponding to each power terminal based on the upper limit power information of the power supply module called by each power terminal; The first normal verification result determination unit is used to obtain the first normal verification result when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information.

[0070] Optionally, the comprehensive upper limit power information determination unit includes: The acquisition unit is used to acquire the output voltage information, upper limit current information and rated current information of each power supply module and each switching device, respectively. The lower limit current information determination unit is used to determine the lower limit current information corresponding to each power user terminal based on the rated current information of multiple target switching devices corresponding to each power user terminal in the power supply topology diagram; each target switching device is the switching device that the connection path between each power user terminal and the invoked power supply module passes through. The target current information determination unit is used to determine the target current information corresponding to each power user terminal from the upper limit current information of the power supply module called by each power user terminal and the lower limit current information corresponding to each power user terminal. The upper limit power information determination unit is used to multiply the output voltage information corresponding to each power supply module and the target current information of the power terminal corresponding to each power supply module to obtain the upper limit power information corresponding to each power supply module. The summation unit is used to sum the upper limit power information of the power supply module called by each power terminal to obtain the comprehensive upper limit power information.

[0071] Optionally, the device further includes: The first anomaly verification result output module is used to not execute the power allocation scheme and output the first anomaly verification result when the comprehensive upper limit power information corresponding to any power terminal is less than the corresponding demand power information.

[0072] Regarding the apparatus in the above embodiments, the specific manner in which each module performs its operation has been described in detail in the embodiments related to the method, and will not be elaborated upon here.

[0073] This invention also provides a charging system, which can be a split-type charging system (also called a charging pile or a multi-gun system). The charging system may include multiple power-consuming terminals, multiple power supply modules, multiple switching devices, and a control module. The multiple switching devices can be used to connect the multiple power-consuming terminals and the multiple power supply modules. The control module can be communicatively connected to the power-consuming terminals, the power supply modules, and the switching devices respectively. The control module can be used to execute the aforementioned power allocation verification method to perform safety and compliance verification on the generated power allocation scheme before execution. This system is relatively independent of the allocation generation algorithm and can work in parallel, forming a dual-redundant closed loop of generation-verification.

[0074] Figure 8 This is a block diagram illustrating a terminal electronic device for power allocation verification according to an exemplary embodiment. The electronic device may be a terminal, and its internal structure diagram may be as follows: Figure 8 As shown, the electronic device includes a processor, memory, network interface, display screen, and input devices connected via a system bus. The processor provides computing and control capabilities. The memory includes a non-volatile storage medium and internal memory. The non-volatile storage medium stores the operating system and computer programs. The internal memory provides an environment for the operation of the operating system and computer programs in the non-volatile storage medium. The network interface is used to communicate with external terminals via a network connection. When the computer program is executed by the processor, it implements a power allocation verification method. The display screen can be a liquid crystal display (LCD) or an e-ink display. The input devices can be a touch layer covering the display screen, buttons, a trackball, or a touchpad mounted on the device's casing, or an external keyboard, touchpad, or mouse.

[0075] Figure 9 This is a block diagram of a server electronic device for power allocation verification according to an exemplary embodiment. The electronic device may be a server, and its internal structure diagram may be as follows: Figure 9As shown, this electronic device includes a processor, memory, and a network interface connected via a system bus. The processor provides computing and control capabilities. The memory includes a non-volatile storage medium and internal memory. The non-volatile storage medium stores the operating system and computer programs. The internal memory provides an environment for the operation of the operating system and computer programs in the non-volatile storage medium. The network interface is used to communicate with external terminals via a network connection. When executed by the processor, the computer program implements a power allocation verification method.

[0076] Those skilled in the art will understand that Figure 8 or Figure 9 The structures shown are merely block diagrams of some structures related to the disclosed solutions of this invention, and do not constitute a limitation on the electronic devices to which the disclosed solutions of this invention are applied. Specific electronic devices may include more or fewer components than those shown in the figures, or combine certain components, or have different component arrangements.

[0077] In an exemplary embodiment, an electronic device for power allocation verification is also provided, including a processor and a memory, the memory storing at least one instruction, which is loaded and executed by the processor to implement the power allocation verification method as disclosed in the embodiments of the present invention.

[0078] In an exemplary embodiment, a computer-readable storage medium is also provided, which stores at least one instruction, which is loaded and executed by a processor to implement the power allocation verification method in the disclosed embodiments of the present invention.

[0079] In an exemplary embodiment, a computer program product containing instructions is also provided, which, when run on a computer, causes the computer to execute the power allocation verification method in the disclosed embodiments of the present invention.

[0080] Those skilled in the art will understand that all or part of the processes in the methods of the above embodiments can be implemented by a computer program instructing related hardware. This computer program can be stored in a non-volatile computer-readable storage medium. When executed, the computer program can include the processes of the embodiments of the above methods. Any references to memory, storage, databases, or other media used in the embodiments provided by this invention can include non-volatile and / or volatile memory. Non-volatile memory can include read-only memory (ROM), programmable ROM (PROM), electrically programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), or flash memory. Volatile memory can include random access memory (RAM) or external cache memory. By way of illustration and not limitation, RAM is available in various forms, such as static RAM (SRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), dual data rate SDRAM (DDRSDRAM), enhanced SDRAM (ESDRAM), synchronous link DRAM (SLDRAM), RAMbus direct RAM (RDRAM), direct memory bus dynamic RAM (DRDRAM), and RAMbus dynamic RAM (RDRAM), etc.

[0081] Other embodiments of the invention will readily occur to those skilled in the art upon consideration of the specification and practice of the invention disclosed herein. This invention is intended to cover any variations, uses, or adaptations of the invention that follow the general principles disclosed herein and include common knowledge or customary techniques in the art not disclosed herein. The specification and examples are to be considered exemplary only, and the true scope and spirit of the invention are indicated by the following claims.

[0082] It should be understood that the present invention is not limited to the precise structures described above and shown in the accompanying drawings, and various modifications and changes can be made without departing from its scope. The scope of the present invention is limited only by the appended claims.

Claims

1. A method for verifying power allocation, characterized in that, The method is applied to a charging system, which includes multiple power terminals, multiple power supply modules, and multiple switching devices. The multiple switching devices are connected to the multiple power terminals and the multiple power supply modules. The method includes: Obtain the power allocation scheme to be verified; the power allocation scheme includes the power supply module called by each power terminal, the status of each switching device, and the power demand information of each power terminal; Based on the preset topology of the charging system and the state of each switching device, a power supply topology diagram corresponding to the power allocation scheme is constructed; the power supply topology diagram includes power terminal nodes, power supply module nodes and switching nodes, each power terminal node corresponds to a power terminal, each power supply module node corresponds to a power supply module, and each switching node corresponds to a switching device. If the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, the first normal verification result is obtained. In the power supply topology diagram, the number of paths and loop detection are performed on the connection path between each power terminal and the called power supply module, and the current overload detection is performed on each switch device in the closed state to obtain the second verification result; If the second verification result indicates that the verification is normal, the power allocation scheme is executed.

2. The method according to claim 1, characterized in that, In the power supply topology diagram, the connection path between each power terminal and the invoked power supply module is subjected to path number detection and loop detection, and each switch device in the closed state is subjected to current overload detection, resulting in the following second verification result: In the power supply topology diagram, the connection path between each power terminal and the invoked power supply module is subjected to path number detection and loop detection to obtain the first sub-verification result; If the first sub-verification result indicates that the verification is normal, current overload detection is performed on each switch device in the closed state to obtain the second sub-verification result. If the second sub-verification result indicates that the verification is normal, the second normal verification result shall be determined as the second verification result.

3. The method according to claim 2, characterized in that, The first sub-verification result obtained by performing path number detection and loop detection on the connection path between each power terminal and the invoked power supply module includes: Determine the number of paths in the connection path between each power terminal and each power supply module invoked; Determine the number of duplicate nodes in each connection path between each power terminal and each power supply module invoked; When the number of paths is one or the number of duplicate nodes is zero, the first sub-normal verification result is determined as the first sub-verification result.

4. The method according to claim 2, characterized in that, The process of performing current overload detection on each switch device in the closed state to obtain the second sub-verification result includes: Iterate through the closed states of switching devices; When traversing to the current switching device, for the target power terminal whose connection path includes the current switching device, the demand current information of the target power terminal is summed to obtain the comprehensive current information corresponding to the current switching device; If the comprehensive current information corresponding to the current switching device is not greater than the rated current information corresponding to the current switching device, it is determined that the current of the current switching device is not overloaded. When the traversal is complete, the current of each switch device in the closed state is not overloaded, and the second sub-normal verification result is determined as the second sub-verification result.

5. The method according to claim 2, characterized in that, The method further includes: If the first sub-verification result indicates a verification anomaly, the power allocation scheme is not executed, and the first sub-anomaly verification result is output. The first sub-anomaly verification result includes that the number of paths in the connection path between any power terminal and any power supply module called is not one, or the number of duplicate nodes in each connection path between any power terminal and any power supply module called is greater than zero. If the second sub-verification result indicates a verification anomaly, the power allocation scheme is not executed, and the second sub-anomaly verification result is output; the second sub-anomaly verification result includes the comprehensive current information corresponding to any switching device being greater than the corresponding rated current information.

6. The method according to claim 1, characterized in that, When the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information, the first normal verification result is obtained, including: Based on the upper limit power information of the power supply module called by each power terminal, calculate the comprehensive upper limit power information corresponding to each power terminal; The first normal verification result is obtained when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information.

7. The method according to claim 6, characterized in that, The step of calculating the comprehensive upper limit power information corresponding to each power user terminal based on the upper limit power information of the power supply module invoked by each power user terminal includes: Obtain the output voltage information, upper limit current information, and rated current information of each switching device corresponding to each power supply module; Based on the rated current information of multiple target switching devices corresponding to each power terminal in the power supply topology diagram, the lower limit current information corresponding to each power terminal is determined; each target switching device is the switching device that the connection path between each power terminal and the invoked power supply module passes through. The target current information corresponding to each power terminal is determined from the upper limit current information of the power supply module called by each power terminal and the lower limit current information corresponding to each power terminal. The output voltage information corresponding to each power supply module and the target current information of the power terminal corresponding to each power supply module are multiplied together to obtain the upper limit power information corresponding to each power supply module. The upper limit power information of the power supply module called by each power terminal is summed to obtain the comprehensive upper limit power information.

8. The method according to any one of claims 1 to 7, characterized in that, The method further includes: If the overall upper limit power information corresponding to any power terminal is less than the corresponding demand power information, the power allocation scheme will not be executed, and the first anomaly verification result will be output.

9. A power distribution verification device, characterized in that, The device is applied to a charging system, which includes multiple power terminals, multiple power supply modules, and multiple switching devices. The multiple switching devices are connected to the multiple power terminals and the multiple power supply modules. The device includes: The acquisition module is used to acquire the power allocation scheme to be verified; the power allocation scheme includes the power supply module called by each power terminal, the status of each switching device, and the power demand information of each power terminal; The power supply topology construction module is used to construct the power supply topology corresponding to the power allocation scheme based on the preset topology of the charging system and the state of each switching device. The power supply topology includes power terminal nodes, power supply module nodes and switching nodes. Each power terminal node corresponds to a power terminal, each power supply module node corresponds to a power supply module, and each switching node corresponds to a switching device. The first verification module is used to obtain a first normal verification result when the comprehensive upper limit power information corresponding to each power terminal is greater than or equal to the corresponding demand power information. The second verification module is used to perform path number detection and loop detection on the connection path between each power terminal and the called power supply module in the power supply topology diagram, and to perform current overload detection on each switch device in the closed state, so as to obtain the second verification result. The execution module is used to execute the power allocation scheme when the second verification result indicates that the verification is normal.

10. An electronic device for power distribution verification, characterized in that, The electronic device includes a processor and a memory, the memory storing at least one instruction, which is loaded and executed by the processor to implement the power allocation verification method as described in any one of claims 1 to 8.