A missile-borne computer system

CN123011821APending Publication Date: 2026-10-30PLA PEOPLES LIBERATION ARMY OF CHINA STRATEGIC SUPPORT FORCE AEROSPACE ENG UNIV
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202611075568.9
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2026-07-20
Publication Date
2026-10-30

AI Technical Summary

Technical Problem

现有技术中,箭载计算机系统与各子系统的总线连接方式,存在数据交换延迟较高、指令传递稳定性不足、抗干扰能力弱等缺陷,易导致子系统间协同不畅,进而影响飞行控制指令的精准执行,甚至引发飞行故障,无法满足运载器高精度、高安全性的飞行控制需求

Benefits of technology

第一,本申请采用RK3588核心处理器能够提供满足预期的算力,同时保障专用NPU加速神经网络的推理计算,确保在线决策实时性,且RK3588核心处理器完全国产化生产,安全程度高同时具备显著的成本优势。

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN123011821A_ABST
    Figure CN123011821A_ABST
Patent Text Reader

Abstract

The application provides a missile-borne computer system, which comprises a control module, a missile-borne communication module, an interface module and a power module, wherein: the processor module is used for processing control tasks, fault diagnosis responses and task management based on a core processor; the missile-borne communication module is used for communicating with an upper computer through a debugging communication link and transmitting and interacting data with simulation devices through a missile-borne communication link; the simulation devices comprise inertial group sensing simulation devices, power system simulation devices, control system simulation devices and structure system simulation devices; the interface module is used for connecting the simulation devices, MCU unit boards and computer debugging boards through FPC connectors; and the power module is used for supplying power for the system and controlling the simulation devices to be powered on. The system can simulate the operation of a computer, and is connected with other subsystems through a bus to realize data exchange and instruction transmission.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of spacecraft technology, and in particular to an onboard computer system. Background Technology

[0002] As the core computing unit of a spacecraft, the onboard computer system is not only the central hub for coordinating flight control, mission management, fault diagnosis, and command scheduling, but also for simulating its own operating state, carrying out the normal operation and data transmission of various control software, and providing basic support for the execution of various core tasks. Its operational stability has a decisive impact on the flight safety and mission completion quality of the spacecraft.

[0003] During spaceflight, spacecraft face extremely complex environmental conditions such as alternating high and low temperatures, strong radiation, and vacuum. This requires onboard computer systems to possess both low power consumption and high reliability. Existing onboard computer systems often struggle to achieve a balance between low power consumption and high reliability during their design process. In extreme environments, they are prone to data loss, command execution errors, and other malfunctions, severely limiting the endurance and operational stability of the launch vehicle's missions.

[0004] Furthermore, the onboard computer system needs to connect with multiple subsystems such as sensors, control systems, and actuators via a bus to complete data acquisition, command transmission, and information exchange. It is the core link for the coordinated operation of various subsystems of the launch vehicle. In the existing technology, the bus connection method between the onboard computer system and various subsystems has defects such as high data exchange latency, insufficient command transmission stability, and weak anti-interference capability. This can easily lead to poor coordination between subsystems, thereby affecting the accurate execution of flight control commands and even causing flight malfunctions, failing to meet the high-precision and high-safety flight control requirements of the launch vehicle. Summary of the Invention

[0005] In view of the above problems, embodiments of this application provide an onboard computer system to overcome or at least partially solve the above problems.

[0006] This application provides a rocket-borne computer system, the system comprising: The processor module, based on the core processor, implements computing tasks, fault diagnosis and response, and task management issued by the host computer; The rocket-borne communication module is used to communicate with the host computer through the debugging communication link, and to transmit data and interact with the simulation device through the rocket-borne communication link; The interface module is used to connect to external analog devices, MCU unit boards, and computer debugging boards via FPC connectors; The power module is used to supply power to the system and control the power supply of the analog device.

[0007] Optionally, the processor module includes a core processor circuit, an interface circuit, underlying software, and functional software; wherein, the core processor includes a core processing board and its processing circuit; the interface circuit includes supporting circuits for the MCU computer debugging board; the underlying software includes software running on the core processing board and the supporting MCU unit; and the functional software runs on the core processing board and is used to implement the computing tasks, fault diagnosis and response, and task management of the rocket-borne computer system.

[0008] Optionally, the core processing board is a Rockchip RK3588 chip.

[0009] Optionally, the onboard communication link uses the RS422 serial port protocol to achieve point-to-point communication; the debugging communication link uses an RJ45 series Ethernet connector to achieve communication.

[0010] Optionally, the simulation device includes an inertial navigation system simulation device, a power system simulation device, a control system simulation device, and a structural system simulation device.

[0011] Optionally, the power module includes a primary power supply unit, a secondary power supply unit, and a tertiary power supply unit, wherein: The primary power supply unit is used to power the MCU unit in the onboard computer system via an external DC power supply control system. The secondary power supply unit is used to control the soft control switch 0 according to the instructions received from the host computer, control the onboard computer system to power on, and provide secondary power to the system. The three-stage power supply unit is used to control soft switches 1 to N, providing power to multiple analog devices and supplying three power sources.

[0012] The specific beneficial effects are as follows: First, the RK3588 core processor used in this application can provide the expected computing power, while ensuring the inference calculation of the neural network accelerated by the dedicated NPU, ensuring the real-time nature of online decision-making. Moreover, the RK3588 core processor is completely domestically produced, with a high level of security and significant cost advantages.

[0013] Secondly, the rocket-borne communication module of this application is designed with a debugging communication link and a rocket-borne communication link. The rocket-borne communication link can completely replicate the real communication system, with low real-time requirements and high determinism, and will not generate additional transmission overhead. This link can correspond to the internal communication bus between devices inside the rocket. In addition, the debugging communication link simplifies the system architecture, reduces the complexity of the system, and provides convenience and scalability in experimental scenarios. It can correspond to the rocket-to-ground telemetry, tracking, and control communication link of a real rocket. This module can balance the realism of simulation and the convenience of experimentation through two communication links, achieve fault isolation, avoid the problem of difficult fault point location in a single-link architecture, and the communication architecture is fully aligned with the real system, with migration potential.

[0014] Third, this application significantly reduces the number of hardware components and multi-chip communication links through a single-chip integrated architecture, reducing hardware failure points, while also reducing system size and power consumption, making it more suitable for the stringent constraints of rocket-borne scenarios. Attached Figure Description

[0015] To more clearly illustrate the technical solutions of the embodiments of this application, the drawings used in the description of the embodiments of this application will be briefly introduced below. Obviously, the drawings described below are only some embodiments of this application. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0016] Figure 1 This is an architecture diagram of an onboard computer system provided in an embodiment of this application; Figure 2 This is a diagram of the internal structure of the RK3588 chip provided in the embodiments of this application; Figure 3 These are actual photos of the front and back sides of the core board provided in the embodiments of this application; Figure 4 This is a diagram showing the connection relationship between the rocket-borne computer system, the host computer, and the simulation device provided in the embodiments of this application; Figure 5 This is a schematic diagram of the internal interface of the rocket-borne computer system provided in an embodiment of this application; Figure 6 This is a schematic diagram of the power supply scheme for the rocket-borne computer system provided in an embodiment of this application; Figure 7 This is a power supply schematic diagram of LGS6150C provided in an embodiment of this application; Figure 8 This is a power supply schematic diagram of EC2232E provided in an embodiment of this application. Detailed Implementation

[0017] Exemplary embodiments of this application will now be described in more detail with reference to the accompanying drawings. While exemplary embodiments of this application are shown in the drawings, it should be understood that this application may be implemented in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided to enable a more thorough understanding of this application and to fully convey the scope of this application to those skilled in the art.

[0018] Example: Refer to Figure 1 , Figure 1 This application provides a schematic diagram of the structure of an onboard computer system, which may include: The processor module, based on the core processor, implements computing tasks, fault diagnosis and response, and task management issued by the host computer; Combination Figure 1 The processor module of this application includes a core processor, interface circuits, low-level software, and functional software. The core processor refers to the RK3588 chip and its processing circuits. The interface circuits refer to the supporting circuits centered on the rocket's computer system baseboard, including MCU computer debugging boards, such as the circuits between the computer baseboard, MCU unit boards, computer debugging boards, and simulation device interface boards. The low-level software refers to the software running on the RK3588 core board and its supporting MCU units, including the operating system kernel, hardware drivers (interface / power / storage peripherals, etc.), communication protocol stacks, etc., used to provide hardware access capabilities and a stable operating environment for upper-level software. The functional software runs on the operating system of the RK3588 core board and is used to implement the core business of the rocket's computer system, such as software for generating sensor analog data (located on the simulation device), fault diagnosis, and fault handling (located on the rocket's computer system integrated control unit), capable of realizing core algorithm calculations, mission decisions, and closed-loop control throughout the entire rocket flight control process. Furthermore, the onboard computer system is installed via structural components, including mounting components and protective mechanisms for the onboard computer system, such as support plates, mounting plates, fixing plates, and protective shells.

[0019] The rocket-borne communication module is used to communicate with the host computer through the debugging communication link, and to transmit data and interact with the simulation device through the rocket-borne communication link; the simulation device includes an inertial navigation system simulation device, a power system simulation device, a control system simulation device, and a structural system simulation device. The interface module is used to connect to analog devices, MCU unit boards, and computer debugging boards via FPC connectors; The power module is used to supply power to the system and control the power supply of the analog device.

[0020] Furthermore, the onboard computer system implements CAN general communication and RS485 bus communication functions through the onboard communication module; the onboard computer system is equipped with a gigabit Ethernet interface; Furthermore, the Rockchip RK3588 chip was selected as the main processor for the rocket's onboard computer system. This processor has eight processing cores (four A76 cores + four A55 cores), a core operating frequency of 2.4GHz, and an NPU computing power of 6T, meeting the technical requirements. Its internal structure is as follows: Figure 2 As shown.

[0021] The core processing circuitry of the RK3588 core processor includes LPDDR4 circuitry, PMIC core power supply circuitry, and eMMC memory circuitry. This circuitry is complex to design and highly sensitive to PCB layout and routing, requiring multiple iterations to ensure timing consistency between chips. Improper design can lead to instability, crashes, and other problems, which are difficult to troubleshoot and resolve, impacting usability. Therefore, this application employs a selection method, choosing a core processor circuitry board that meets the requirements of the experimental system. The core board is then integrated to ensure stable operation of the experimental system. Finally, a core board with 8GB of RAM and 64GB of storage was selected. To facilitate future upgrades and updates, the core board is installed and connected using board-to-board connectors for easy replacement. The front and back of the selected core board are shown in the image. Figure 3 As shown.

[0022] Furthermore, the onboard communication module communicates with the host computer via a debugging communication link, and with the simulation device via an onboard communication link, such as... Figure 4 As shown; the rocket-borne communication link uses an RS422 serial port to achieve point-to-point communication; the debugging communication link uses an RJ45 series Ethernet connector to achieve communication; Specifically, the host computer consists of a computing platform, a communication interface, and business software, and is used to issue tasks. To improve the reliability of the onboard computer system connection, connectors with locking mechanisms are selected for a reliable and stable connection with the simulation device, while also ensuring ease of system assembly and disassembly and maintenance. For the connection between the onboard computer system and the simulation device, both the host computer and the installation ends of the simulation device use J30J-9ZKN micro-rectangular connectors, with J30J-9TJL plugs at both ends of the matching cables. The onboard computer system and the simulation device use sockets, and the connecting cables use plugs, conforming to the ANSI / EIA / TIA568B wiring standard.

[0023] Furthermore, the onboard computer system has numerous external interfaces. To avoid overly complex computer circuitry, expansion is achieved using a core unit + interface unit approach. The internal interface structure of the onboard computer system is as follows: Figure 5As shown, the computer baseboard is the core of the rocket-borne computer system, which integrates components such as power supply and processor. The external interface modules are connected to external analog device interface boards, MCU unit boards and upgrade and debugging boards through FPC connectors.

[0024] Furthermore, the power supply module of this application includes a primary power supply unit, a secondary power supply unit, and a tertiary power supply unit, wherein the primary power supply unit is used to control the system to be powered by an external DC power supply, thereby powering the MCU unit in the rocket-borne computer system. Specifically, this system employs a combination of physical power-on and controlled power-on simultaneously, with the power supply topology as follows: Figure 6 As shown. Combined with Figure 6 The system is supplied with a total DC power supply from an external power adapter or battery. This power supply controls the system to power on via a physical switch, providing primary power to the system. The primary power supply is directly supplied to the MCU unit in the onboard computer system. The primary power supply unit is connected to the host computer. The secondary power supply unit controls the soft control switch 0 according to the instructions received from the host computer, controls the onboard computer system to power on, and provides secondary power to the system. Once the onboard computer system is operational, the three power supply units receive instructions from the host computer or, based on algorithm logic, control soft control switches 1 to N to supply power to multiple analog devices, providing three power sources.

[0025] This system uses a wide voltage supply, ranging from 12 to 36V, with a typical supply voltage of 24V. For the primary power supply DC-DC converter, which needs to withstand a wide voltage range, the LGS6150C power chip is selected. This chip has an output current capability of 3A, meeting the requirements of the onboard computer system. The DC-DC converter includes three channels: DC-DC-A, DC-DC-B, and DC-DC-C. DC-DC-A outputs 12V to the onboard computer system itself, while DC-DC-B and DC-C output 12V to the analog devices. Each DC-DC converter supplies power to three analog devices. The power supply principle of the LGS6150C is as follows: Figure 7 As shown, the required output voltage is set by the feedback resistor.

[0026] The secondary power supply DC-DC converter uses the 12V output from the primary power supply as its input voltage. The EC2232E is selected as the power chip, which has an output current capability of 3A to meet the power requirements of each individual circuit. DC-DC converters 1 through 3 output 5V, 4V, 3.3V, and 1.8V respectively, providing power to different units of the computer. The power supply principle of the EC2232E is as follows... Figure 8 As shown, the required output voltage is set by the feedback resistor.

[0027] Although preferred embodiments of the present application have been described, those skilled in the art, upon learning the basic inventive concept, can make other changes and modifications to these embodiments. Therefore, the appended claims are intended to be interpreted as including the preferred embodiments as well as all changes and modifications falling within the scope of the embodiments of the present application.

[0028] Finally, it should be noted that in this document, relational terms such as "first" and "second" are used only to distinguish one entity or operation from another, and do not necessarily require or imply any such actual relationship or order between these entities or operations. Furthermore, the terms "comprising," "including," or any other variations thereof are intended to cover non-exclusive inclusion, such that a process, method, article, or terminal device that comprises a list of elements includes not only those elements but also other elements not expressly listed, or elements inherent to such a process, method, article, or terminal device. Without further limitations, an element defined by the phrase "comprising one..." does not exclude the presence of other identical elements in the process, method, article, or terminal device that includes said element.

[0029] The above provides a detailed description of an onboard computer system provided in this application. Specific examples have been used to illustrate the principles and implementation methods of this application. The descriptions of the above embodiments are only for the purpose of helping to understand the method and core ideas of this application. At the same time, for those skilled in the art, there will be changes in the specific implementation methods and application scope based on the ideas of this application. Therefore, the content of this specification should not be construed as a limitation of this application.

Claims

1. A rocket-borne computer system, characterized in that, The system includes: The processor module, based on the core processor, implements computing tasks, fault diagnosis and response, and task management issued by the host computer; The rocket-borne communication module is used to communicate with the host computer through the debugging communication link, and to transmit data and interact with the simulation device through the rocket-borne communication link; The interface module is used to connect to external analog devices, MCU unit boards, and computer debugging boards via FPC connectors; The power module is used to supply power to the system and control the power supply of the analog device.

2. The system according to claim 1, characterized in that, The processor module includes a core processor circuit, an interface circuit, underlying software, and functional software. The core processor includes a core processing board and its processing circuit. The interface circuit includes the supporting circuits of the MCU computer debugging board. The underlying software includes software running on the core processing board and the supporting MCU unit. The functional software runs on the core processing board and is used to realize the computing tasks, fault diagnosis and response, and task management of the rocket-borne computer system.

3. The system according to claim 1, characterized in that, The core processing board uses Rockchip RK3588 chips.

4. The system according to claim 1, characterized in that, The rocket-borne communication link uses the RS422 serial port protocol to achieve point-to-point communication; the debugging communication link uses an RJ45 series Ethernet connector to achieve communication.

5. The system according to claim 1, characterized in that, The simulation device includes an inertial navigation system simulation device, a power system simulation device, a control system simulation device, and a structural system simulation device.

6. The system according to claim 1, characterized in that, The power module includes a primary power supply unit, a secondary power supply unit, and a tertiary power supply unit, wherein: The primary power supply unit is used to power the control system via an external DC power supply, thereby powering the MCU unit within the onboard computer system. The secondary power supply unit is used to control the soft control switch 0 according to the instructions received from the host computer, control the onboard computer system to power on, and provide secondary power to the system. The three-stage power supply unit is used to control soft switches 1 to N, providing power to multiple analog devices and supplying three power sources.