Signal power detection circuit and electronic device

By generating a frequency-independent detection voltage through a multi-channel orthogonal differential signal processing module, the problems of large peak detection error and excessive root mean square detection capacitance are solved, realizing low-power and miniaturized signal power detection.

CN123055206APending Publication Date: 2026-11-06SANECHIPS TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202510578604.2
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-05-06
Publication Date
2026-11-06

AI Technical Summary

Technical Problem

In existing technologies, peak detection circuits are greatly affected by temperature and current, resulting in excessive detection errors, while the filter capacitors of root mean square detection circuits are too large, limiting the chip's integration density.

Method used

A multi-channel orthogonal differential signal processing module is adopted. By superimposing the detection current at the signal synthesis node, a detection voltage that is related to the amplitude of the input signal but independent of the frequency is generated, thus avoiding the use of additional filter capacitors.

Benefits of technology

It achieves low-power, low-area signal power detection, suitable for high-frequency, high-bandwidth scenarios, and reduces the power consumption and area of ​​the detection circuit.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN123055206A_ABST
    Figure CN123055206A_ABST
Patent Text Reader

Abstract

The application provides a signal power detection circuit and electronic equipment. The signal power detection circuit comprises a power detection unit, and the power detection unit comprises a multi-path input signal processing module and a signal synthesis output module. The input signal processing module is configured to generate branch currents corresponding to input signals provided by corresponding input signal ends according to the input signals. The input signals of the multi-path input signal processing module are quadrature differential signals. The branch currents of the multi-path input signal processing module are respectively provided to a signal synthesis node, and the branch currents are superimposed at the signal synthesis node to obtain a detection current. The detection current is related to the amplitude of the input signals and is independent of the frequency of the input signals. The signal synthesis output module is configured to generate a detection voltage corresponding to the detection current according to the detection current, and the detection voltage is used to represent the signal power of the input signals.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of wireless communication technology, specifically to a signal power detection circuit and electronic device. Background Technology

[0002] With the increasing popularity of mobile applications and the miniaturization of devices, communication bands of different frequencies are integrated into the same chip, which may lead to mutual interference between different channels inside the chip.

[0003] In related technologies, power detectors can be divided into peak detection circuits and root-mean-square (RMS) detection circuits based on the relationship between the output signal and the input signal. However, in peak detection circuits, the diode's forward voltage is significantly affected by temperature, current, and manufacturing process, leading to excessive detection errors. To improve this, an operational amplifier is added to the peak detection circuit to track the input output, which can mitigate the impact of voltage variations due to temperature, current, and manufacturing process. However, with the introduction of the operational amplifier, a trade-off between power consumption and detection bandwidth is necessary, making this solution suitable only for low-frequency detection, and the operational amplifier requires relatively high power consumption. To address the issues of high frequency, large bandwidth, and low power consumption, a root-mean-square (RMS) detection method is adopted, where the output voltage has a square relationship with the input voltage. However, the filter capacitor size is too large, limiting its application due to chip size constraints. Summary of the Invention

[0004] This application provides a signal power detection circuit and electronic device.

[0005] This application provides a signal power detection circuit, which includes a power detection unit. The power detection unit includes a multi-channel input signal processing module and a signal synthesis output module. Each of the input signal processing modules is connected to an input signal terminal, and the multiple input signal processing modules are respectively connected to a signal synthesis node. The signal synthesis output module is connected to the signal synthesis node.

[0006] The input signal processing module is configured to generate a shunt current corresponding to the input signal based on the input signal provided by the corresponding input signal terminal, and the input signals corresponding to the multiple input signal processing modules are orthogonal differential signals.

[0007] The branch currents corresponding to the multiple input signal processing modules are respectively provided to the signal synthesis node, and the detection current is obtained by superimposing them at the signal synthesis node. The detection current is related to the amplitude of the input signal and is independent of the frequency of the input signal.

[0008] The signal synthesis output module is configured to generate a detection voltage corresponding to the detection current based on the detection current, and the detection voltage is used to characterize the signal power of the input signal.

[0009] This application provides an electronic device including the signal power detection circuit described in the above embodiments.

[0010] According to the signal power detection circuit of this application embodiment, the input orthogonal differential signals are processed by a multi-channel input signal processing module to obtain a detection current that is related to the amplitude of the input signal but not to the frequency of the input signal by superimposing the multi-channel current at the signal synthesis node. The detection current is converted into a detection voltage by the signal synthesis output module. The output detection voltage is a DC signal that is not sensitive to the frequency of the input signal, thereby effectively reducing the power consumption of power detection. Moreover, no additional filter capacitor is required in the circuit, which effectively reduces the area of ​​the detection circuit.

[0011] Further details regarding the above embodiments and other aspects of this application, as well as their implementations, are provided in the accompanying drawings, detailed description, and claims. Attached Figure Description

[0012] In the accompanying drawings of the embodiments of this application:

[0013] Figure 1 A schematic diagram of the circuit structure of a diode peak detection circuit in the related art is shown.

[0014] Figure 2 A schematic diagram of the circuit structure of an improved diode peak detection circuit in the related art is shown.

[0015] Figure 3 A schematic diagram of the circuit structure of a root mean square power detection circuit in the related art is shown.

[0016] Figure 4 This diagram illustrates the structural composition of a signal power detection circuit provided in an embodiment of this application.

[0017] Figure 5 This diagram illustrates the structural composition of another signal power detection circuit provided in an embodiment of this application.

[0018] Figure 6 This diagram illustrates the structural composition of another signal power detection circuit provided in an embodiment of this application.

[0019] Figure 7 This diagram illustrates the structural composition of another signal power detection circuit provided in an embodiment of this application.

[0020] Figure 8 This diagram shows a circuit structure schematic of a power detection unit provided in an embodiment of this application.

[0021] Figure 9This diagram illustrates the circuit structure of an output path switching unit provided in an embodiment of this application.

[0022] Figure 10 This diagram illustrates a circuit structure of a comparison output unit provided in an embodiment of this application. Detailed Implementation

[0023] To enable those skilled in the art to better understand the technical solutions of this application, the embodiments of this application will be described in detail below with reference to the accompanying drawings.

[0024] The present application will be described more fully below with reference to the accompanying drawings; however, the embodiments shown may be embodied in different forms, and the present application should not be construed as limited to the embodiments set forth below. Rather, these embodiments are provided so that this application will be thorough and complete, and will enable those skilled in the art to fully understand the scope of the application.

[0025] The accompanying drawings of the embodiments of this application are used to provide a further understanding of the embodiments of this application and constitute a part of the specification. They are used together with the detailed embodiments to explain this application and do not constitute a limitation thereof. The above and other features and advantages will become more apparent to those skilled in the art from the description of the detailed embodiments with reference to the accompanying drawings.

[0026] This application can be described with reference to plan views and / or cross-sectional views using the ideal schematic diagram of this application. Therefore, the example illustrations can be modified according to manufacturing techniques and / or tolerances.

[0027] Where there is no conflict, the various embodiments of this application and the features thereof may be combined with each other.

[0028] The terminology used in this application is for describing specific embodiments only and is not intended to limit the application. The term "and / or" as used herein includes any and all combinations of one or more of the associated enumerated entries. The singular forms "a" and "the" as used herein are also intended to include the plural forms unless the context clearly indicates otherwise. The terms "comprising," "made of," etc., as used herein, specify the presence of the stated feature, integral, step, operation, element, and / or component, but do not exclude the presence or addition of one or more other features, integrals, steps, operations, elements, components, and / or groups thereof.

[0029] Unless otherwise specified, all terms used in this application (including technical and scientific terms) have the same meaning as commonly understood by one of ordinary skill in the art. It will also be understood that terms such as those defined in commonly used dictionaries should be interpreted as having a meaning consistent with their meaning in the context of the relevant art and this application, and will not be interpreted as having an idealized or overly formal meaning, unless expressly so defined in this application.

[0030] This application is not limited to the embodiments shown in the accompanying drawings, but includes modifications to the configuration based on the manufacturing process. Therefore, the areas illustrated in the drawings are schematic, and the shapes of the areas shown in the drawings illustrate the specific shapes of the areas of the element, but are not intended to be limiting.

[0031] In related technologies, power detectors can be classified into peak detection circuits and root mean square detection circuits according to the relationship between the output signal and the input signal.

[0032] Figure 1 The diagram shows a schematic of the circuit structure of a diode peak detection circuit in the related art, such as... Figure 1 As shown, the diode peak detection circuit consists of a diode D and a capacitor C. It detects the peak value of the input signal by switching the diode D on and off. However, the on-state voltage of the diode D is greatly affected by temperature, current and manufacturing process, resulting in excessive detection error. Figure 2 A schematic diagram of an improved diode peak detection circuit in the related art is shown. This circuit aims to address the aforementioned problems of diode peak detection circuits, such as... Figure 2 As shown, the improved diode peak detection circuit incorporates operational amplifiers A1 and A2, which track the input through the output. This improves the problem of the forward voltage varying with temperature, current, and process. However, with the introduction of the operational amplifiers, a trade-off must be made between the power consumption and the detection bandwidth of the detection circuit. This detection circuit is only suitable for low-frequency detection, and the operational amplifiers require relatively high power consumption. Figure 3 The diagram shows a schematic of a root-mean-square power detection circuit in the related art. To address the issues of high frequency, large bandwidth, and low power consumption, such as... Figure 3 As shown, the root mean square power detection circuit adopts the root mean square detection method. Its output voltage vdiff has a square relationship with the input voltage vrf. However, the filter capacitor is too large, and its use is limited by the chip size, resulting in an excessive area problem.

[0033] In order to effectively improve the technical problems existing in the above-mentioned related technologies, this application provides a signal power detection circuit and electronic device.

[0034] Figure 4 This illustration shows a schematic diagram of the composition structure of a signal power detection circuit provided in an embodiment of this application, as shown below. Figure 4 As shown, this application embodiment provides a signal power detection circuit, which includes a power detection unit 100. The power detection unit 100 includes a multi-channel input signal processing module 101 and a signal synthesis output module 102. Each input signal processing module 101 is connected to an input signal terminal IN, and the multi-channel input signal processing module 101 is connected to a signal synthesis node N. The signal synthesis output module 102 is connected to the signal synthesis node N.

[0035] The input signal processing module 101 is configured to generate a shunt current corresponding to the input signal based on the input signal provided by the corresponding input signal terminal IN. The input signal corresponding to the multi-channel input signal processing module 101 is an orthogonal differential signal.

[0036] The branch currents corresponding to the multi-input signal processing module 101 are respectively provided to the signal synthesis node N, and the detection current I is obtained by superimposing them at the signal synthesis node N. out Detecting current I out It is related to the amplitude of the input signal but independent of the frequency of the input signal.

[0037] The signal synthesis output module 102 is configured to output based on the detected current I out Generate a detection voltage V corresponding to the detection current. out Detecting voltage V out The signal power used to characterize the input signal.

[0038] In this embodiment of the application, the input signal corresponding to the multi-channel input signal processing module 101 is an orthogonal differential signal. An orthogonal differential signal refers to multiple input signals that are orthogonal and differential to each other. An orthogonal signal refers to two signals with the same frequency and a 90-degree phase difference, while a differential signal refers to two signals with the same amplitude and opposite phase.

[0039] For example, the multi-channel input signal processing module 101 includes four input signal processing modules 101, corresponding to input signals Vip, Vqp, Vin, and Vqn, respectively. Input signals Vip and Vqp are orthogonal, Vin and Vqn are orthogonal, Vip and Vin are differential, and Vqp and Vqn are differential. For example, input signal Vip = Vqn. i cos(wt), input signal Vin=-V i cos(wt), input signal Vqp=V i sin(wt), input signal Vqn=-V i sin(wt).

[0040] In this embodiment, the multi-channel input signal processing module 101 processes the input orthogonal differential signals respectively to obtain the corresponding branch currents. The multiple branch currents are superimposed at the signal synthesis node N to obtain the detection current I. out Since the multiple input signals are orthogonal differential signals, the frequency information of the corresponding branch currents in the superimposed current will be canceled out while the amplitude information is retained, thus making the detected current I generated after superposition... outThe amplitude of the input signal is related to the input signal, but not to its frequency. Correspondingly, the signal synthesis output module 102 outputs the detected current I. out The detection voltage V obtained after processing out It is also related to the amplitude of the input signal but not to its frequency; the detection current I out and detection voltage V out All signals are DC and are not sensitive to the frequency of the input signal, which can effectively reduce the power consumption of power detection. In addition, no additional filter capacitors are needed in the circuit, which effectively reduces the area of ​​the detection circuit.

[0041] According to the signal power detection circuit provided in the embodiments of this application, the input orthogonal differential signals are processed by the multi-channel input signal processing module to obtain the multi-channel currents. The multi-channel currents are superimposed at the signal synthesis node to synthesize a detection current that is related to the amplitude of the input signal but independent of the frequency of the input signal. The detection current is converted into a detection voltage by the signal synthesis output module. The output detection voltage is a DC signal that is not sensitive to the frequency of the input signal, thereby effectively reducing the power consumption of power detection. Moreover, no additional filter capacitor is required in the circuit, which effectively reduces the area of ​​the detection circuit.

[0042] Figure 5 This illustration shows a schematic diagram of the composition structure of another signal power detection circuit provided in an embodiment of this application, as shown below. Figure 5 As shown, in some embodiments, the signal power detection circuit further includes an output path switching unit 200, the input terminal of which is connected to the output terminal OUT of the signal synthesis output module 102. 100 The output terminal OUT of the signal synthesis output module 102 100 Output detection voltage V out .

[0043] The output path switching unit 200 is configured to control the detection voltage V output by the signal synthesis output module 102. out The detected voltage V can be output directly, or by combining the signal synthesis output module 102. out The output is after filtering.

[0044] In some embodiments, such as Figure 5 As shown, the output path switching unit 200 includes a pass-through output module 201 and a filter output module 202. The input terminals of the pass-through output control module 201 and the filter output module 202 are respectively connected to the output terminal OUT of the signal synthesis output module 102. 100 .

[0045] The through-output control module 201 is configured as the output terminal OUT of the control signal synthesis output module 102. 100The on / off state between the output terminal of the direct output control module 201 and the output terminal of the signal synthesis output module 102 is determined when the on / off state is the conducting state. out Direct output, the output terminal of the direct output control module 201 is connected to the output terminal OUT of the output path switching unit 200. 200 .

[0046] The filter output module 202 is configured to output to the OUT terminal of the signal synthesis output module 102. 100 When the connection between the output terminal of the direct output control module 201 and the output terminal is in the open state, the detection voltage V output by the signal synthesis output module 102 is... out After filtering, the output is connected to the output terminal OUT of the output path switching unit 200. 200 .

[0047] In some embodiments, the output path switching unit 200 outputs the detection voltage V to the signal synthesis output module 102 of the power detection unit 100. out Two switchable output paths are provided. One path directly outputs the detected voltage V through the through-output control module 201. out One path is through the filter output module 202 to detect the voltage V. out The output path after filtering can be switched by controlling the output path through the above-mentioned direct output control module 201. When the direct output control module 201 controls the output terminal OUT of the synthesized output module 102, the output path is switched. 100 When the connection between the output terminal of the direct-output control module 201 and the output terminal of the direct-output control module 201 is in the on state, the output path is the path directly output through the direct-output control module 201. When the output terminal OUT of the control signal synthesis output module 102 of the direct-output control module 201 is in the on state, the output path is the path directly output through the direct-output control module 201. 100 When the connection between the output terminal of the direct output control module 201 and the output terminal is in the open state, the output path is switched to the detected voltage V through the filter output module 202. out The output path after filtering.

[0048] In some embodiments, if the input signal is a single-tone signal, the detection voltage V output by the signal synthesis output module 102 is... out Whether the output is directly through the direct output control module 201 or filtered by the filter output module 202, the power information it represents can be effectively detected. When the input signal is a modulated signal, if the detection voltage V output by the signal synthesis output module 102... out By directly outputting through the direct output control module 201, the detected voltage V can be used as the basis for the output. outObtain the envelope information characterizing the transient power; if the detection voltage V output by the signal synthesis output module 102 is... out After being filtered by the filter output module 202, the output can be determined based on the detected voltage V. out Obtain the average power information that it represents.

[0049] Figure 6 This illustration shows a schematic diagram of the composition structure of another signal power detection circuit provided in an embodiment of this application, as shown below. Figure 6 As shown, in some embodiments, the signal power detection circuit further includes a comparison output unit 300, which is connected to the output terminal OUT of the signal synthesis output module 102. 100 .

[0050] The comparison output unit 300 is configured to output the detected voltage V from the signal synthesis output module 102. out With preset reference voltage V ref The comparison is performed, and a power detection result is generated based on the comparison result, with a preset reference voltage V. ref Used to characterize the power of the target signal.

[0051] like Figure 6 As shown, the comparator output unit 300 has two input terminals and an output terminal OUT. 300 One input terminal is connected to the output terminal OUT of the signal synthesis output module 102. 100 The other input is connected to the reference signal provider REF, which provides a preset reference voltage V. ref OUT 300 Used for output power detection results.

[0052] In some embodiments, a preset reference voltage V is configured in advance according to the target signal power to be detected. ref The detection voltage V output by the signal synthesis output module 102 is compared by the comparison output unit 300. out With preset reference voltage V ref By comparing the results, the detection voltage V can be determined. out Whether the signal power being measured reaches the target signal power is determined, and the corresponding power detection result is obtained. The power detection result can represent whether the target signal power to be detected has been reached.

[0053] In some embodiments, if the detected voltage V out With preset reference voltage V ref The comparison result is the detection voltage V out Greater than or equal to the preset reference voltage V ref , indicating the detection voltage V outIf the signal power represented reaches the target signal power to be detected, then the power detection result is information representing that the target signal power to be detected has been reached; if the comparison result is the detection voltage V... out Less than the preset reference voltage V ref , indicating the detection voltage V out If the signal power represented does not reach the target signal power to be detected, then the power detection result is information representing that the target signal power to be detected has not been reached.

[0054] Figure 7 This illustration shows a schematic diagram of the composition structure of another signal power detection circuit provided in an embodiment of this application, as shown below. Figure 7 As shown, the signal power detection circuit also includes the aforementioned output path switching unit 200 and the aforementioned comparison output unit 300.

[0055] The input terminal of the output path switching unit 200 is connected to the output terminal OUT of the signal synthesis output module 102. 100 The output terminal OUT of the aforementioned output path switching unit 200 200 Connect to the input terminal of the aforementioned comparison output unit 300.

[0056] In some embodiments, such as Figure 7 As shown, the input terminal of the direct output control module 201 and the input terminal of the filter output module 202 are respectively connected to the output terminal OUT of the signal synthesis output module 102. 100 The output terminals of the direct output control module 201 and the filter output module 202 are respectively connected to the output terminal OUT of the output path switching unit 200. 200 The output terminal OUT of the output path switching unit 200 200 Connect to the input terminal of the aforementioned comparison output unit 300.

[0057] In some embodiments, each input signal processing module 101 includes an amplifier circuit, wherein the amplifier circuit may include, but is not limited to, any of the following: a common source amplifier, a common drain amplifier, or a Cascode amplifier.

[0058] In some embodiments, the signal synthesis output module 102 includes a load circuit, which includes, but is not limited to, a current mirror load or a resistive load.

[0059] Figure 8 This diagram illustrates a circuit structure of a power detection unit according to an embodiment of this application. In some embodiments, such as... Figure 4 and Figure 8As shown, in the power detection unit 100, each input signal processing module 101 includes a first transistor M1; the first transistor M1 has its first terminal connected to the signal synthesis node N1; its second terminal connected to the preset level voltage terminal GND, which is a low level voltage terminal, such as ground voltage; and its control terminal connected to the corresponding input signal terminal IN.

[0060] like Figure 8 As shown, in the power detection unit 100, the signal synthesis output module 102 is implemented using a current mirror load. The signal synthesis output module 102 includes a second transistor M2; the first terminal of the second transistor M2 is connected to the high-level voltage terminal VDD; the second terminal is the output terminal OUT of the signal synthesis output module 102. 100 It is connected to signal synthesis node N; its control terminal is connected to the bias voltage terminal BIAS, which is used to provide bias voltage V. bias .

[0061] In some embodiments, such as Figure 8 As shown, the multi-channel input signal processing module 101 includes four input signal processing modules 101, and each input signal processing module 101 includes the aforementioned first transistor M1.

[0062] It should be noted that the embodiments of this application do not impose special restrictions on the number of input signal processing modules 101, and can be expanded according to actual needs. At the same time, there are no special restrictions on the specific implementation circuit structure of the input signal processing module 101. For example, the input signal processing module 101 can also be implemented using circuit structures such as common source amplifier, common drain amplifier, and Cascode amplifier.

[0063] This application does not impose any special restrictions on the types of the first transistor M1 and the second transistor M2 used in the embodiments described above. The transistors used in this application can be thin-film transistors, field-effect transistors, or other devices with the same or similar characteristics. Since the source (emitter) and drain (collector) of the transistors are symmetrical, there is no distinction between their sources and drains. In this application, to distinguish between the source and drain of the transistor, one is referred to as the first electrode, the other as the second electrode, and the gate (base) as the control electrode.

[0064] Furthermore, based on their characteristics, transistors can be classified into N-type transistors and P-type transistors. For example, N-type transistors include N-type MOSFETs (Metal-Oxide Semiconductor FETs) and NPN transistors, while P-type transistors include P-type MOSFETs and PNP transistors. When a transistor is N-type, its on-state voltage is high and its off-state voltage is low. When a transistor is P-type, its on-state voltage is low and its off-state voltage is high. When using a P-type transistor, its first electrode is the drain / collector, and its second electrode is the source / emitter. Conversely, when using an N-type transistor, its first electrode is the source / emitter, and its second electrode is the drain / collector.

[0065] The following is combined Figure 8 The circuit structure shown illustrates the circuit implementation principle of the power detection unit 100.

[0066] In some embodiments, such as Figure 8 As shown, the power detection unit 100 includes a 4-channel input signal processing module 101. The input signals input to the input signal terminals of the 4-channel input signal processing module 101 are vip, vqp, vin, and vqn, respectively. The input signals vip, vqp, vin, and vqn are orthogonal differential signals. The input signals vip, vqp, vin, and vqn are respectively input to the control electrode of the corresponding first transistor M1 in the 4-channel input signal processing module 101.

[0067] Based on the characteristics of the transistor, the branch current generated by each input signal processing module 101 is the saturation current I flowing through the first transistor M1. DS Ignoring channel modulation effects, the saturation current (shunt current) I of the first transistor M1 DS The input voltage V of the control electrode s The relationship is:

[0068]

[0069] in V is a parameter of the transistor itself. s V is the input voltage of the transistor. Taking the input signal vip as an example, V s =vip+V GS vip=V i cos(wt), V i Where is the amplitude of the corresponding input signal, w is the frequency of the corresponding input signal, VGS is the transistor bias voltage (gate-source voltage), and V tLet V be the transistor's cutoff voltage, and assume the input signal vin = -V. i cos(wt), input signal vqp=V i sin(wt), input signal vqn=-V i sin(wt), then the saturation currents (shunt currents) of the four-way first transistor M1 are respectively:

[0070]

[0071]

[0072] The detection current I is synthesized after the branch currents flowing through the four first transistors M1 are superimposed at the signal synthesis node N. out for:

[0073]

[0074] Assuming the impedance of the second transistor M2 in the signal synthesis output module 102 is R, then at the output terminal OUT of the signal synthesis output module 102... 100 The detection voltage V at the location out for:

[0075]

[0076] As can be seen from the above formula, the sum of the four branch currents eliminates the current component with frequency information, resulting in the detection current I at the signal synthesis node N. out The current being detected is a direct current (DC). out Multiplying the impedance R of the second transistor M2 of the signal synthesis output module 102, the result is output at the OUT terminal. 100 Generate detection voltage V out Detecting voltage V out This is the DC component. Excluding the transistor's own parameters, the detected voltage V... out The magnitude depends only on the amplitude V of the input signal. i Regarding the transistor, given its parameters, its magnitude is only positively correlated with the square of the input signal amplitude and is independent of the input signal frequency. Based on the relationship between signal power and signal amplitude, it can be known that the detection voltage V... out It can be used to linearly characterize the power of the input signal, i.e., to detect the voltage V. out It has a linear relationship with the power of the input signal. Therefore, it can achieve low-power detection in the power detection scenario of high-bandwidth, high-frequency input signals, and does not require the setting of filter capacitors, saving the area of ​​filter capacitors and realizing the miniaturization of the detection circuit. At the same time, it can be used to realize the power detection of high-bandwidth, high-frequency signals.

[0077] In some embodiments, the signal power detection circuit processes and superimposes orthogonal differential signals through four identical transistor amplifier circuits, which can effectively reduce the sensitivity of transistor cutoff voltage under process deviations and further improve detection accuracy. The operating bandwidth of the circuit is only related to the gate input voltage and drain current of the transistor, and its output detection voltage is a DC signal, which is not sensitive to the frequency of the input signal. Therefore, low-power power detection can be achieved in scenarios with large bandwidth and high frequency input signals. By using the detection method of input orthogonal differential signals, the purity of the detected output DC signal is improved, and there is no need to introduce additional filter capacitors to remove other harmonic components of the signal, effectively reducing the area of ​​the detection circuit.

[0078] Figure 9 This diagram illustrates a circuit structure of an output path switching unit according to an embodiment of this application. Figure 5 and Figure 9 As shown, in the output path switching unit 200, the direct output control module 201 includes a switching device S, one end of which is connected to the output terminal OUT of the signal synthesis output module 102. 100 The other end of the switching device S is connected to the output terminal OUT of the output path switching unit. 200 .

[0079] In some embodiments, such as Figure 5 and Figure 9 As shown, the filter output module 202 includes a low-pass filter circuit, which includes a resistor R and a capacitor C; one end of the resistor R is the input terminal of the filter output module 202, and it is connected to the output terminal OUT of the signal synthesis output module 102. 100 The other end of resistor R is connected to the output terminal OUT of the output path switching unit. 200 One end of capacitor C is connected to the other end of resistor R, and the other end of capacitor C is grounded (GND).

[0080] Figure 10 This illustration shows a circuit structure diagram of a comparison output unit provided in an embodiment of this application. In some embodiments, such as... Figure 7 and Figure 10 As shown, the comparison output unit 300 includes a voltage comparator 301, one input terminal of which is connected to the output terminal OUT of the signal synthesis output module 102. 100 Or the output terminal OUT of the output path switching unit 200 The other input is connected to the reference voltage generation terminal REF, which is used to generate a preset reference voltage V. ref The output terminal of voltage comparator 301 is the same as the output terminal OUT of comparator output unit 300. 300 , used for output power detection results.

[0081] In some embodiments, the voltage comparator 301 includes, but is not limited to, a hysteresis comparator, wherein the hysteresis voltage of the hysteresis comparator is Vth, and the reference voltage generation terminal REF can generate a preset reference voltage V through an adjustable resistor voltage divider network. ref One input of the hysteresis comparator is connected to the output terminal OUT of the signal synthesis output module 102. 100 Or the output terminal OUT of the output path switching unit 200 200 The output detection voltage, while the preset reference voltage V output by the adjustable resistor divider network. ref Connect the other input terminal of the hysteresis comparator, with a preset reference voltage V. ref The power of the target signal to be detected.

[0082] When the detection voltage is greater than or equal to V ref When the voltage is ±Vth, the comparator outputs a power detection result of 1, indicating that the power represented by the detected voltage has reached the target signal power. When the detected voltage is less than Vth... ref When the voltage is ±Vth, the comparator outputs a power detection result of 0, indicating that the power represented by the detected voltage has not reached the target signal power. By default, the comparator's output state is 0.

[0083] The signal power detection circuit provided in this application embodiment enables low-power, miniaturized, wideband orthogonal differential signal power detection. In practical applications, this signal power detection circuit can be used in wireless transceivers in communication systems. In wireless transceiver links, excessive interference signals or excessive link gain can cause signal saturation in some modules, preventing them from functioning properly. Taking a multi-channel receiver as an example, when a large signal from channel 1 leaks into channel 2 and becomes an interference signal, if it is not detected in time, it will cause signal saturation in some critical circuits in channel 2, affecting the performance of the receiving link. By connecting the low-power, miniaturized, wideband orthogonal differential signal power detection circuit of this application embodiment after the critical circuits in the transceiver, its signal saturation information can be detected in time, and the saturation signal can be sent to the digital end to adjust the link gain in time, so that the receiving link can return to normal working state. In practical applications, it can quickly detect whether the link signal is in a saturated state, and ensure normal link operation through feedback, while also ensuring miniaturization and low power consumption, reducing the additional cost of area power consumption.

[0084] The signal power detection circuit provided in this application embodiment can be implemented not only through integrated circuits in actual circuit implementation, but also through board-level circuits.

[0085] This application also provides an electronic device, including the signal power detection circuit provided in any of the above embodiments.

[0086] In some embodiments, the electronic device includes, but is not limited to, a signal power detector and a signal strength indication circuit of a device or instrument such as a wireless transceiver.

[0087] The embodiments of this application do not impose special restrictions on the specific implementation of the electronic device, which can be any device that needs to perform signal power detection.

[0088] A detailed description of exemplary embodiments of this application has been provided above through exemplary and non-limiting examples. However, various modifications and adjustments to the above embodiments will be apparent to those skilled in the art when considered in conjunction with the accompanying drawings and claims, without departing from the scope of this application. Therefore, the proper scope of this application will be determined by the claims.

Claims

1. A signal power detection circuit, comprising a power detection unit, the power detection unit comprising: Multi-input signal processing module and signal synthesis output module; Each of the input signal processing modules is connected to a corresponding input signal terminal, and multiple input signal processing modules are respectively connected to a signal synthesis node, and the signal synthesis output module is connected to the signal synthesis node; The input signal processing module is configured to generate a shunt current corresponding to the input signal based on the input signal provided by the corresponding input signal terminal, and the input signals corresponding to the multiple input signal processing modules are orthogonal differential signals. The branch currents corresponding to the multiple input signal processing modules are respectively provided to the signal synthesis node, and the detection current is obtained by superimposing them at the signal synthesis node. The detection current is related to the amplitude of the input signal and is independent of the frequency of the input signal. The signal synthesis output module is configured to generate a detection voltage corresponding to the detection current based on the detection current, and the detection voltage is used to characterize the signal power of the input signal.

2. The signal power detection circuit according to claim 1, wherein, It also includes an output path switching unit, the input of which is connected to the output of the signal synthesis output module; The output path switching unit is configured to control the direct output of the detection voltage from the signal synthesis output module, or to filter the detection voltage from the signal synthesis output module before outputting it.

3. The signal power detection circuit according to claim 2, wherein, The output path switching unit includes a pass-through output module and a filter output module. The input terminal of the pass-through output control module and the input terminal of the filter output module are respectively connected to the output terminal of the signal synthesis output module. The direct-output control module is configured to control the on / off state between the output terminal of the signal synthesis output module and the output terminal of the direct-output control module, and to directly output the detection voltage output by the signal synthesis output module when the on / off state is the on state. The filtering output module is configured to filter the detected voltage output by the signal synthesis output module and output it when the on / off state is off.

4. The signal power detection circuit according to claim 1, wherein, It also includes a comparison output unit, which is connected to the output terminal of the signal synthesis output module; The comparison output unit is configured to compare the detection voltage output by the signal synthesis output module with a preset reference voltage, and generate a power detection result based on the comparison result. The preset reference voltage is used to characterize the target signal power.

5. The signal power detection circuit according to claim 1, wherein, Each of the input signal processing modules includes an amplifier circuit.

6. The signal power detection circuit according to claim 5, wherein, The amplifier circuit includes any one of the following: common source amplifier, common drain amplifier, or Cascode amplifier.

7. The signal power detection circuit according to claim 1, wherein, The input signal processing module includes a first transistor; The first transistor has its first terminal connected to the signal synthesis node; Its second pole is connected to a preset voltage level terminal; Its control electrode is connected to the corresponding input signal terminal.

8. The signal power detection circuit according to claim 1, wherein, The signal synthesis output module includes a second transistor; The second transistor has its first terminal connected to a high-level voltage terminal; its second terminal is the output terminal of the signal synthesis output module and is connected to the signal synthesis node. Its control electrode is connected to the bias voltage terminal.

9. The signal power detection circuit according to claim 3, wherein, The through-output control module includes switching devices.

10. The signal power detection circuit according to claim 3, wherein, The filtering output module includes a low-pass filter circuit.

11. The signal power detection circuit according to claim 4, wherein, The comparison output unit includes a voltage comparator. One input terminal of the voltage comparator is connected to the output terminal of the signal synthesis output module, and the other input terminal is connected to a reference voltage generation terminal, which is used to generate the preset reference voltage.

12. An electronic device comprising a signal power detection circuit as claimed in any one of claims 1-11.