Opposed substrate, display panel and display device

CN224888982UActive Publication Date: 2026-10-23CHANGSHA HKC OPTOELECTRONICS CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202522748037.9
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-12-24
Publication Date
2026-10-23
Estimated Expiration
2035-12-24

AI Technical Summary

Technical Problem

[0003]本公开的目的在于提供一种对置基板、显示面板及显示装置,不仅可以改善液晶响应速度差的问题,还可改善Crosstalk和Flicker等问题

Benefits of technology

[0014]本公开实施例提供的技术方案至少具有以下优点:

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN224888982U_ABST
    Figure CN224888982U_ABST
Patent Text Reader

Abstract

The disclosure provides an opposite substrate, a display panel and a display device. The opposite substrate can include a first substrate, a common electrode block and a signal transmission unit. The signal transmission unit includes at least one of a first signal line and a second signal line connected with the common electrode block. The first signal line includes a first contact part and a first lead part connected with each other, and the second signal line includes a second contact part and a second lead part connected with each other. The first contact part and the second contact part are arranged in a stacked mode and are in contact with each other, and the first lead part and the second lead part are arranged in a spaced mode. The signal transmission unit includes a display working phase and a temperature sensing working phase in time division multiplexing. In the display working phase, the first lead part and the second lead part input a common signal. In the temperature sensing working phase, one of the first lead part and the second lead part inputs a high-level signal, and the other inputs a low-level signal. The scheme can not only solve the problem of liquid crystal response speed difference, but also solve the problems of Crosstalk and Flicker.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This disclosure belongs to the field of display technology, specifically relating to an opposing substrate, a display panel, and a display device. Background Technology

[0002] In liquid crystal displays (LCDs), due to the inherent properties of liquid crystal molecules, there is a large adhesion force, resulting in poor image quality, especially at low temperatures where ghosting becomes more pronounced, severely impacting the display experience. In addition to ghosting, LCDs are also prone to crosstalk and flickering issues. Utility Model Content

[0003] The purpose of this disclosure is to provide an opposing substrate, a display panel, and a display device that can not only improve the problem of poor liquid crystal response speed, but also improve problems such as crosstalk and flicker.

[0004] The first aspect of this disclosure provides an opposing substrate, comprising: First base; A common electrode layer is formed on the first substrate, and the common electrode layer includes a plurality of spaced common electrode blocks; Multiple signal transmission units are formed on one side of the common electrode layer. Each signal transmission unit includes a first signal line and a second signal line, and at least one of the first signal line and the second signal line is connected to the common electrode block. The first signal line includes a first contact portion and a first lead portion connected to the first contact portion; the second signal line includes a second contact portion and a second lead portion connected to the second contact portion; the first contact portion and the second contact portion are stacked and in contact with each other to form a node; the first lead portion and the second lead portion are spaced apart. The signal transmission unit has multiple operating stages, and the multiple operating stages include at least a time-division multiplexed display operating stage and a temperature sensing operating stage. During the display operation phase: both the first lead portion and the second lead portion are input with a common signal, so that the node is a common signal node; During the temperature sensing operation phase: a high-level signal is input to one of the first lead section and the second lead section, and a low-level signal is input to the other, so that the node is a thermocouple node.

[0005] In some exemplary embodiments of this disclosure, the various working stages further include: During the touch operation phase, both the first lead portion and the second lead portion input touch signals, so that the node becomes a touch signal node; During the heating operation phase, one of the first lead portion and the second lead portion is input with a high-level signal, and the other is input with a low-level signal, so that the node becomes a heating node; The display operation stage, the temperature sensing operation stage, the touch control operation stage, and the heating operation stage are time-division multiplexed.

[0006] In some exemplary embodiments of this disclosure, the signal transmission unit is located between the common electrode layer and the first substrate, an insulating layer is disposed between the signal transmission unit and the common electrode layer, and at least one of the first signal line and the second signal line passes through the insulating layer and is in contact with the common electrode block.

[0007] In some exemplary embodiments of this disclosure, the second contact portion is located on the side of the first contact portion away from the first substrate, and at least a portion of the second contact portion is in contact with the common electrode block through a conductive hole penetrating the insulating layer.

[0008] In some exemplary embodiments of this disclosure, at least a portion of one of the first lead portion and the second lead portion is in contact with the common electrode block through a conductive hole penetrating the insulating layer.

[0009] In some exemplary embodiments of this disclosure, the insulating layer is a light-shielding layer configured to cover data lines and gate lines on the array substrate.

[0010] A second aspect of this disclosure provides a display panel, including: Array substrate; The opposing substrate described in any of the above embodiments is disposed in a box with the array substrate; Liquid crystal is filled between the opposing substrate and the array substrate.

[0011] In some exemplary embodiments of this disclosure, the array substrate includes a second substrate and sub-pixels, gate lines, data lines, and a light-shielding layer formed on the second substrate; The sub-pixel includes a driving transistor, a pixel electrode, and a color resist portion. The first electrode of the driving transistor is connected to the pixel electrode. The color resist portion overlaps with the orthographic projection of the pixel electrode on the second substrate. Some of the color resist portions of the sub-pixel are red color resists, and some of the color resist portions of the sub-pixel are blue color resists. The gate line extends along the row direction and is connected to the gate of the driving transistor; The data line extends along the column direction and is connected to the second terminal of the driving transistor, wherein one of the first terminal and the second terminal is the source and the other is the drain. The light-shielding layer is located on the side of the gate line, the data line, and the driving transistor away from the second substrate, and covers the gate line, the data line, and the driving transistor; The light-shielding layer includes a first shielding layer and a second shielding layer stacked together. The first shielding layer is disposed in the same layer as the red color filter, and the second shielding layer is disposed in the same layer as the blue color filter. The orthographic projection of the signal transmission unit on the second substrate is located within the orthographic projection of the light-shielding layer on the second substrate.

[0012] In some exemplary embodiments of this disclosure, the array substrate includes a second substrate and sub-pixels, gate lines, data lines, and a light-shielding layer formed on the second substrate; The sub-pixel includes a driving transistor and a pixel electrode, wherein the first electrode of the driving transistor is connected to the pixel electrode. The gate line extends along the row direction and is connected to the gate of the driving transistor; The data line extends along the column direction and is connected to the second terminal of the driving transistor, wherein one of the first terminal and the second terminal is the source and the other is the drain. The light-shielding layer is located on the side of the gate line, the data line, and the driving transistor away from the second substrate, and covers the gate line, the data line, and the driving transistor; The light-shielding layer is disposed on the same layer as the pixel electrode and spaced apart from each other. The light-shielding layer and the common electrode layer are written with the same common signal. The orthographic projection of the signal transmission unit on the second substrate is located within the orthographic projection of the light-shielding layer on the second substrate.

[0013] A third aspect of this disclosure provides a display device including a display panel and a control circuit as described in any of the preceding claims. The control circuit is connected to a first lead portion and a second lead portion of the opposing substrate to input corresponding signals to the first lead portion and the second lead portion during corresponding operating phases.

[0014] The technical solutions provided in this disclosure have at least the following advantages: In addition to a temperature-sensing operating stage, the signal transmission unit disclosed herein can also have a display operating stage. During the temperature-sensing operating stage, a high-level signal is input to one of the first and second lead portions, and a low-level signal is input to the other, so that the stacked and contacting first and second contact portions form a thermocouple node. At this time, the first lead portion, the first contact portion, the second contact portion, and the second lead portion can form a closed loop. The entire signal transmission unit can be used to detect temperature. Subsequently, the panel can be heated based on the temperature detected by the signal transmission unit. For example, if the temperature detected by the signal transmission unit is lower than the temperature at which the liquid crystal has a normal response speed, an external heating device or a heating structure built into the panel itself can be used to heat the liquid crystal to improve the poor liquid crystal response speed and enable normal use of the panel under low-temperature conditions.

[0015] During the display operation phase, both the first lead portion and the second lead portion input a common signal, so that the first contact portion and the second contact portion, which are stacked and in contact with each other, form a common signal node. Since at least one of the first signal line and the second signal line is connected to the common electrode block, the common signal input by the first lead portion and the second lead portion can be transmitted to the common electrode block. That is to say, in the embodiments of this disclosure, the first signal line and the second signal line can simultaneously input a common signal to the common electrode block. The parallel connection of the two lines can reduce the conduction impedance of the common electrode block on the opposite substrate side, increase the stability and recovery capability of the common electrode block on the opposite substrate side, and improve the screen crosstalk and flicker.

[0016] It should be understood in this disclosure that the foregoing general description and the following detailed description are exemplary and explanatory only, and are not intended to limit this disclosure. Attached Figure Description

[0017] The accompanying drawings, which are incorporated in and form part of this specification, illustrate embodiments consistent with this disclosure and, together with the description, serve to explain the principles of this disclosure. It is obvious that the drawings described below are merely some embodiments of this disclosure, and those skilled in the art can obtain other drawings based on these drawings without any inventive effort.

[0018] Figure 1 A plan view of the opposing substrate according to an embodiment of the present disclosure is shown.

[0019] Figure 2 A cross-sectional schematic diagram of the opposing substrate at a node is shown in one embodiment of the present disclosure.

[0020] Figure 3 A cross-sectional schematic diagram of the opposing substrate at the first lead portion according to an embodiment of the present disclosure is shown.

[0021] Figure 4 A cross-sectional schematic diagram of the opposing substrate at the second lead portion according to an embodiment of the present disclosure is shown.

[0022] Figure 5 A plan view of the opposing substrate according to another embodiment of the present disclosure is shown.

[0023] Figure 6 A plan view of the opposing substrate according to yet another embodiment of the present disclosure is shown.

[0024] Figure 7 A cross-sectional view of a display panel at a node is shown in one embodiment of the present disclosure.

[0025] Figure 8 A cross-sectional schematic diagram of the display panel at a node is shown in another embodiment of the present disclosure.

[0026] Figure 9 A cross-sectional view of the display panel at a node is shown in another embodiment of this disclosure.

[0027] Explanation of reference numerals in the attached figures: 10. Opposing substrate; 101. First substrate; 102. Common electrode block; 103. First signal line; 1031. First contact portion; 1032. First lead portion; 104. Second signal line; 1041. Second contact portion; 1042. Second lead portion; 105. Insulating layer; 106. Conductive hole; 20. Array substrate; 201. Second substrate; 202. Functional wiring; 203. Pixel electrode; 204. Red color resist; 205. Blue color resist; 206. First shielding layer; 207. Second shielding layer; 208. Light-shielding layer; 30. LCD; A. Display area; B. Border area; X. Row direction; Y. Column direction; Q. Node. Detailed Implementation

[0028] Exemplary embodiments will now be described more fully with reference to the accompanying drawings. However, these exemplary embodiments can be implemented in many forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that this disclosure will be more thorough and complete, and will fully convey the concept of the exemplary embodiments to those skilled in the art.

[0029] Furthermore, the described features, structures, or characteristics can be combined in any suitable manner in one or more embodiments. Numerous specific details are provided in the following description to give a thorough understanding of embodiments of this application. However, those skilled in the art will recognize that the technical solutions of this application can be practiced without one or more of the specific details, or other methods, components, apparatuses, steps, etc., can be employed. In other instances, well-known methods, apparatuses, implementations, or operations are not shown or described in detail to avoid obscuring various aspects of this application.

[0030] The present application will now be described in further detail with reference to the accompanying drawings and specific embodiments. It should be noted that the technical features involved in the various embodiments described below can be combined with each other as long as they do not conflict with each other. The embodiments described below with reference to the accompanying drawings are exemplary and intended to explain the present application, and should not be construed as limiting the present application.

[0031] Combination Figures 1 to 4 As shown, this embodiment of the present disclosure provides a counter substrate 10, which may include a first substrate 101, a common electrode layer and a plurality of signal transmission units.

[0032] The first substrate 101 can be a rigid, light-transmitting structure such as glass, but is not limited to this; it can also be a flexible, light-transmitting structure such as PI (Polyimide). The first substrate 101 can be a single-layer structure, but is not limited to this; it can also be a multi-layer composite structure. The material and structure of the first substrate 101 will not be described in detail here, but can be determined according to specific circumstances.

[0033] refer to Figure 1 As shown, a common electrode layer can be formed on the first substrate 101, and the common electrode layer may include a plurality of spaced common electrode blocks 102. The plurality of common electrode blocks 102 may be arranged in an array along the row direction X and the column direction Y. It should be understood that the plurality of common electrode blocks 102 may be located within the display area A of the first substrate 101.

[0034] In some embodiments, the common electrode block 102 may be made of a transparent conductive material such as ITO (indium tin oxide), but it is not limited to this and may also be made of other transparent conductive materials, as long as the common electrode block 102 can have good light transmittance and conductivity. Here, the materials of the common electrode block 102 will not be listed one by one.

[0035] For example, each common electrode block 102 may be configured to correspond to multiple sub-pixels (not shown) on the array substrate 20 to reduce wiring and detection complexity, thereby reducing manufacturing costs.

[0036] In some embodiments, multiple signal transmission units may be formed on one side of a common electrode layer, as referenced. Figure 1 As shown, the signal transmission unit may include a first signal line 103 and a second signal line 104, at least one of which is connected to the common electrode block 102. For example, the signal transmission units may be configured in a one-to-one correspondence with the common electrode blocks 102.

[0037] It should be understood that, in combination Figures 2 to 4 As shown, except for the part of the first signal line 103 or the second signal line 104 that needs to be connected to the corresponding common electrode block 102, the other parts need to be insulated from the common electrode block 102 by the insulating layer 105, so as to avoid crosstalk caused by the first signal line 103 or the second signal line 104 being connected to the non-corresponding common electrode block 102 or other conductive structures.

[0038] For example, combined Figures 1 to 4 As shown, the signal transmission unit can be located between the common electrode layer and the first substrate 101, and an insulating layer 105 is provided between the signal transmission unit and the common electrode layer. At least one of the first signal line 103 and the second signal line 104 passes through the insulating layer 105 and is in contact with the common electrode block 102. In other words, a signal transmission unit can be fabricated on the first substrate 101 first, for example, by forming a first signal line 103 and a second signal line 104 on the first substrate 101 in sequence; then an insulating layer 105 can be fabricated, which can be formed on the entire surface of the first substrate 101 and cover the first signal line 103 and the second signal line 104. After that, a conductive hole 106 (i.e., a through hole filled with conductive material) is formed on the insulating layer 105, which is opposite to at least one of the first signal line 103 and the second signal line 104. Then, a common electrode layer is formed on the insulating layer 105, in which each common electrode block 102 can contact at least one of the first signal line 103 and the second signal line 104 in the corresponding signal transmission unit through the conductive hole 106.

[0039] In some embodiments, combined with Figures 1 to 4 As shown, the first signal line 103 may include a first contact portion 1031 and a first lead portion 1032, with the first lead portion 1032 connected to the first contact portion 1031. The second signal line 104 may include a second contact portion 1041 and a second lead portion 1042, with the second lead portion 1042 connected to the second contact portion 1041. The first contact portion 1031 and the second contact portion 1041 are stacked and in contact with each other to form a node Q; while the first lead portion 1032 and the second lead portion 1042 are spaced apart.

[0040] It should be understood that the first contact portion 1031 and the second contact portion 1041 may be completely overlapped, but are not limited thereto; they may also be partially overlapped, depending on the specific circumstances.

[0041] In some embodiments, reference Figure 1 As shown, in a direction parallel to the first substrate 101, the first lead portion 1032 and the second lead portion 1042 can be located on opposite sides of node Q. The extension direction of the first lead portion 1032 can be parallel or approximately parallel to the extension direction of the second lead portion 1042, so as to reduce the occurrence of a short circuit in the signal transmission unit itself due to direct contact between the first lead portion 1032 and the second lead portion 1042.

[0042] Among them, reference Figure 1 As shown, the first end of the first lead portion 1032 is connected to the first contact portion 1031, and the second end of the first lead portion 1032 extends to the border area B of the opposing substrate 10. The first end of the second lead portion 1042 is connected to the second contact portion 1041, and the second end of the second lead portion 1042 extends to the border area B of the opposing substrate 10 (located at the edge of the display area A). That is, the overall length of the first lead portion 1032 and the second lead portion 1042 is from the border area B of the opposing substrate 10 to node Q. It should be understood that the second ends of the first lead portion 1032 and the second ends of the second lead portion 1042 may extend to the same side of the opposing substrate 10, but are not limited thereto, and may also extend to opposite sides of the opposing substrate 10.

[0043] It should be noted that the overall length of the first lead portion 1032 and the second lead portion 1042 is not limited to the distance from the border region B of the opposing substrate 10 to node Q. Alternatively, both ends of the first lead portion 1032 and the second lead portion 1042 may extend to the opposite two border regions B of the opposing substrate 10, respectively. (Refer to...) Figure 5 As shown.

[0044] For example, if the first lead portion 1032 and the second lead portion 1042 extend in the row direction X, they can overlap with the gate lines of the array substrate 20, and the first contact portion 1031 and the second contact portion 1041 can overlap with the data lines of the array substrate 20; if the first lead portion 1032 and the second lead portion 1042 extend in the column direction Y, they can overlap with the data lines of the array substrate 20, and the first contact portion 1031 and the second contact portion 1041 can overlap with the gate lines of the array substrate 20. In this way, even if the first signal line 103 and the second signal line 104 are made of non-transparent material, since they are located in the area where the gate lines and data lines are located, the original light-shielding structure can be used for shielding, without occupying the pixel aperture area additionally, that is, ensuring the pixel aperture ratio.

[0045] In some embodiments, reference Figure 2As shown, the second contact portion 1041 can be located on the side of the first contact portion 1031 away from the first substrate 101. That is, when forming the signal transmission unit on the first substrate 101, the first signal line 103 is formed first, and then the second signal line 104 is formed. The signal transmission unit can be connected to the common electrode block 102 at node Q. Specifically, at least a portion of the second contact portion 1041 can be connected to the common electrode block 102 through the conductive hole 106 penetrating the insulating layer 105. By connecting to the common electrode block 102 at node Q, the contact area is controllable, and the contact resistance is low and stable.

[0046] In other embodiments, at least a portion of the first lead portion 1032 and the second lead portion 1042 is in contact with the common electrode block 102 through a conductive hole 106 penetrating the insulating layer 105. For example, see reference... Figure 6 As shown, the second lead portion 1042 can be connected to the common electrode block 102 through the conductive hole 106, but it is not limited to this. The first lead portion 1032 can also be connected to the common electrode block 102 through the conductive hole 106.

[0047] The signal transmission unit may have multiple working stages, and the multiple working stages may include at least a display working stage and a temperature sensing working stage. The display working stage and the temperature sensing working stage are time-division multiplexed, that is, the display working stage and the temperature sensing working stage are not performed at the same time.

[0048] In some embodiments, during the display operation phase: both the first lead portion 1032 and the second lead portion 1042 input a common signal, so that the stacked and contacting first contact portion 1031 and second contact portion 1041 form a common signal node, that is: the aforementioned node Q can be regarded as a common signal node during the display operation phase. At the common signal node, since the first contact portion 1031 and the second contact portion 1041 are in contact, the first signal line 103 and the second signal line 104 are connected in parallel. In addition, since at least one of the first signal line 103 and the second signal line 104 is connected to the common electrode block 102, the first signal line 103 and the second signal line 104 can simultaneously input a common signal to the common electrode block 102. The parallel connection of the two lines can reduce the conduction impedance of the common electrode block 102 on the substrate side, increase the stability and recovery capability of the common electrode block 102 on the substrate side, and improve screen crosstalk and flicker.

[0049] In some embodiments, during the temperature-sensing operation phase: one of the first lead portion 1032 and the second lead portion 1042 receives a high-level signal, and the other receives a low-level signal, so that the stacked and contacting first contact portion 1031 and second contact portion 1041 form a thermocouple node, that is: the aforementioned node Q can be regarded as a thermocouple node during the temperature-sensing operation phase. At this time, the first lead portion 1032, the first contact portion 1031, the second contact portion 1041, and the second lead portion 1042 can form a closed loop, and the signal transmission unit can be used to detect the temperature. Subsequently, it can be determined whether to heat the panel based on the temperature detected by the signal transmission unit. For example, when the temperature detected by the signal transmission unit is lower than the temperature at which the liquid crystal has a normal response speed, the liquid crystal can be heated by an external heating device or a heating structure provided on the panel itself to improve the poor liquid crystal response speed and achieve normal use of the panel under low-temperature conditions.

[0050] It should be noted that in order for the first contact portion 1031 and the second contact portion 1041, which are stacked and in contact with each other, to form a thermocouple node, the first contact portion 1031 and the second contact portion 1041 need to be made of different conductive materials, that is: the first signal line 103 and the second signal line 104 can be made of different conductive materials.

[0051] For example, the first signal line 103 can be made of ITO material, and the second signal line 104 can be made of Cu (copper) material. However, it is not limited to this. The first signal line 103 and the second signal line 104 can also be made of In2O3 (indium oxide), SnO2 (tin dioxide), TiO2 (titanium dioxide), PtRh (platinum-rhodium alloy), Pt (platinum), CuNi (copper-nickel alloy), etc., as long as the materials of the first signal line 103 and the second signal line 104 are different and both have good conductivity.

[0052] In some embodiments, the multiple operating stages may further include a touch operating stage. It should be understood that the touch operating stage is time-division multiplexed with the display operating stage and the temperature sensing operating stage. During the touch operating stage: both the first lead portion 1032 and the second lead portion 1042 input touch signals, that is: the first lead portion 1032 and the second lead portion 1042 can serve as touch leads, so that the stacked and contacting first contact portion 1031 and second contact portion 1041 form a touch signal node, that is: the aforementioned node Q can be regarded as a touch signal node during the touch operating stage.

[0053] In this embodiment, the first signal line 103 and the second signal line 104 can be used to simultaneously input touch signals to the common electrode block 102 to realize the self-capacitance touch function. Compared with the single touch trace of a small panel, the parallel transmission of touch signals by the dual traces can reduce the transmission impedance, realize the high-frequency touch function of the panel, or facilitate the realization of touch function in medium and large panels.

[0054] In some embodiments, the multiple operating stages may further include a heating operating stage. It should be understood that the heating operating stage is time-division multiplexed with the display operating stage, the temperature sensing operating stage, and the touch operating stage. During the heating operating stage: one of the first lead portion 1032 and the second lead portion 1042 receives a high-level signal, and the other receives a low-level signal, so that the stacked and contacting first contact portion 1031 and second contact portion 1041 form a heating node. That is, the aforementioned node Q can be considered as a heating node during the heating operating stage. At this time, the first lead portion 1032, the first contact portion 1031, the second contact portion 1041, and the second lead portion 1042 can form a closed loop, and the entire signal transmission unit can serve as a heating electrode.

[0055] In this embodiment of the disclosure, when the signal transmission unit detects a temperature lower than the normal response speed of the liquid crystal during the temperature sensing operation phase, the signal transmission unit can be switched to the heating operation phase. The signal transmission unit is used to heat the liquid crystal to improve the poor response speed of the liquid crystal and enable the panel to be used normally under low temperature conditions. In other words, the signal transmission unit can be used as a temperature detection module or a heating module. While using the signal transmission unit to achieve multiple functions, it can also reduce costs.

[0056] Some embodiments of this disclosure also provide a display panel, see reference. Figure 7 As shown, it may include an array substrate 20, an opposing substrate 10, and a liquid crystal 30, with the opposing substrate 10 and the array substrate 20 being disposed in a cell; the liquid crystal 30 is filled between the opposing substrate 10 and the array substrate 20.

[0057] Among them, reference Figure 7 As shown, the array substrate 20 may include a second substrate 201 and sub-pixels and functional wirings 202 formed on the second substrate 201. The functional wirings 202 may include gate lines and data lines; the sub-pixels may include driving transistors (not shown) and pixel electrodes 203, with the first electrode of the driving transistor connected to the pixel electrode 203; the gate lines extend along the row direction X and are connected to the gate of the driving transistor; the data lines extend along the column direction Y and are connected to the second electrode of the driving transistor, with one of the first and second electrodes being the source and the other the drain. It should be noted that the opposing substrate 10 of this disclosure can be referred to in any of the foregoing embodiments, and will not be repeated here.

[0058] In some embodiments, the first signal line 103 and the second signal line 104 of the opposing substrate 10 may be made of a transparent conductive material, but are not limited thereto, and may also be made of a non-transparent conductive material, depending on the specific circumstances. Wherein, when the first signal line 103 and the second signal line 104 are made of a non-transparent conductive material, in order not to affect the normal display aperture ratio, the first signal line 103 and the second signal line 104 may be placed in the original non-aperture area of ​​the panel. Specifically, the first signal line 103 and the second signal line 104 may be projected orthogonally into the light-shielding layer of the shielding function trace 202 (i.e., data line and gate line).

[0059] In Embodiment 1: The insulating layer 105 of the opposing substrate 10 can be designed as a light-shielding layer. This light-shielding layer is configured to cover the data lines and gate lines on the array substrate 20, and also covers the first signal line 103 and the second signal line 104. That is, in this embodiment, the existing light-shielding layer that blocks the data lines and gate lines can be used to cover the first signal line 103 and the second signal line 104, without the need for an additional light-shielding layer. This design does not occupy additional pixel aperture area and can ensure pixel aperture ratio. For example, this light-shielding layer can be a black matrix, see reference. Figure 7 As shown.

[0060] In Embodiment 2: A color resist layer can be provided on the array substrate 20. In this case, a light-shielding layer can be formed by stacking red and blue color resists, which can block the functional wirings 202 (i.e., data lines and gate lines) as well as the first signal line 103 and the second signal line 104. Specifically, in addition to including a driving transistor and a pixel electrode 203, a color resist portion may also be included in the sub-pixel. In the sub-pixel, the color resist portion may overlap with the orthographic projection of the pixel electrode 203 on the second substrate 201. For example, the color resist portion of some sub-pixels is a red color resist 204, that is, some sub-pixels may be red sub-pixels; the color resist portion of some sub-pixels is a blue color resist 205, that is, some sub-pixels may be blue sub-pixels. In other embodiments, in addition to red sub-pixels and blue sub-pixels, multiple sub-pixels may also include green sub-pixels, depending on the specific situation.

[0061] In embodiment two: a light-shielding layer can be disposed on the array substrate 20 and located on the side of the gate lines, data lines, and driving transistors away from the second substrate 201. The light-shielding layer can cover the gate lines, data lines, and driving transistors; the orthographic projection of the signal transmission unit on the second substrate 201 is located within the orthographic projection of the light-shielding layer on the second substrate 201. (Refer to...) Figure 8As shown, the light-shielding layer includes a first shielding layer 206 and a second shielding layer 207 stacked together. The first shielding layer 206 is disposed in the same layer as the red color filter 204, that is, the first shielding layer 206 and the red color filter 204 are both red light-filtering materials. The second shielding layer 207 is disposed in the same layer as the blue color filter 205, that is, the second shielding layer 207 and the blue color filter 205 are both blue light-filtering materials. In other words, in this second embodiment, the first shielding layer 206 of red light-filtering material and the second shielding layer 207 of blue light-filtering material can be stacked to block backlight transmission.

[0062] In implementation method three: Reference Figure 9 As shown, the light-shielding layer 208 can be disposed on the array substrate 20 and located on the side of the gate lines, data lines, and driving transistors away from the second substrate 201. The light-shielding layer 208 can cover the gate lines, data lines, and driving transistors; the orthographic projection of the signal transmission unit on the second substrate 201 is located within the orthographic projection of the light-shielding layer 208 on the second substrate 201. (Referring to...) Figure 9 As shown, the light-shielding layer 208 can be disposed on the same layer as the pixel electrode 203 of the sub-pixel and spaced apart from each other. The light-shielding layer 208 and the common electrode layer are written with the same common signal, that is, the light-shielding layer 208 and the common electrode block 102 have the same voltage, and the liquid crystal 30 does not rotate between the two and remains in a black state and is opaque.

[0063] In some embodiments of this disclosure, without sacrificing the pixel aperture ratio, by designing a signal transmission unit on the opposing substrate 10, not only is uniform temperature monitoring achieved throughout the display panel, but also self-heating can be performed inside the cell in low-temperature environments, improving the display speed and quality of the liquid crystal 30, increasing the stability and reliability of the display panel, but also achieving integrated touch display to meet the intelligent needs of users.

[0064] It should be understood that, in this disclosure, "same-layer setup" refers to a layer structure formed using the same film deposition process to create a film layer for forming a specific pattern, and then using the same mask to form a single patterning process. That is, one patterning process corresponds to one mask (also called a photomask). Depending on the specific pattern, a single patterning process may include multiple exposure, development, or etching processes, and the specific pattern in the formed layer structure can be continuous or discontinuous. These specific patterns may also be at different heights or have different thicknesses, thereby simplifying the manufacturing process, saving manufacturing costs, and improving production efficiency.

[0065] This disclosure also provides a display device, which may include the display panel and control circuit (not shown in the figures) described in any of the above embodiments. The control circuit can be connected to... Figure 1The first lead portion 1032 and the second lead portion 1042 of the opposing substrate 10 are connected to input corresponding signals to the first lead portion 1032 and the second lead portion 1042 during the corresponding working phase. That is to say, the aforementioned display working phase, temperature sensing working phase, touch working phase and heating working phase can be time-division multiplexed under the control of the control circuit.

[0066] The control circuit is not limited to being connected to the first lead portion 1032 and the second lead portion 1042, but may also be connected to other circuit parts in the display panel, depending on the specific situation.

[0067] In some embodiments, the control circuit may be integrated into the bezel area of ​​the display panel, but is not limited thereto. The control circuit may also be a separate structure from the display panel, and then the control circuit is connected to the display panel through other flexible circuit boards, depending on the specific circumstances.

[0068] In this embodiment, the display device may be a backlit liquid crystal display (LCD), which includes a housing, a liquid crystal display panel disposed within the housing, and a backlight module within the housing. The LCD requires a light source provided by the backlight module to display and emit light normally. The liquid crystal display panel (i.e., the display panel described in any of the preceding embodiments) is formed by bonding an opposing substrate (i.e., the opposing substrate described in any of the preceding embodiments) and an array substrate, with liquid crystal injected between the two substrates. Pixel electrodes and a common electrode are disposed on the relatively inner sides of the two substrates, and the rotation direction of the liquid crystal is controlled by a voltage field to refract the light from the backlight module to generate an image.

[0069] In the description of this specification, the terms "first," "second," etc., are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the number of technical features indicated. Therefore, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature.

[0070] In the description of this specification, references to terms such as "some embodiments," "exemplarily," etc., indicate that a specific feature, structure, material, or characteristic described in connection with that embodiment or example is included in at least one embodiment or example of this application. The illustrative expressions of the above terms in this specification do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics described may be combined in a suitable manner in any one or more embodiments or examples. Moreover, without contradiction, those skilled in the art can combine and integrate the different embodiments or examples described in this specification, as well as the features of different embodiments or examples.

[0071] Although embodiments of this application have been shown and described above, it is understood that the above embodiments are exemplary and should not be construed as limiting this application. Those skilled in the art can make changes, modifications, substitutions and variations to the above embodiments within the scope of this application. Therefore, any changes or modifications made in accordance with the claims and description of this application should fall within the scope of this patent application.

Claims

1. A counter substrate, characterized in that, include: First base; A common electrode layer is formed on the first substrate, and the common electrode layer includes a plurality of spaced common electrode blocks; Multiple signal transmission units are formed on one side of the common electrode layer. Each signal transmission unit includes a first signal line and a second signal line, and at least one of the first signal line and the second signal line is connected to the common electrode block. The first signal line includes a first contact portion and a first lead portion connected to the first contact portion; the second signal line includes a second contact portion and a second lead portion connected to the second contact portion; the first contact portion and the second contact portion are stacked and in contact with each other to form a node; the first lead portion and the second lead portion are spaced apart. The signal transmission unit has multiple operating stages, and the multiple operating stages include at least a time-division multiplexed display operating stage and a temperature sensing operating stage. During the display operation phase: both the first lead portion and the second lead portion are input with a common signal, so that the node is a common signal node; During the temperature sensing operation phase: a high-level signal is input to one of the first lead section and the second lead section, and a low-level signal is input to the other, so that the node is a thermocouple node.

2. The opposing substrate according to claim 1, characterized in that, The various working stages also include: During the touch operation phase, both the first lead portion and the second lead portion input touch signals, so that the node becomes a touch signal node; During the heating operation phase, one of the first lead portion and the second lead portion is input with a high-level signal, and the other is input with a low-level signal, so that the node becomes a heating node; The display operation stage, the temperature sensing operation stage, the touch control operation stage, and the heating operation stage are time-division multiplexed.

3. The opposing substrate according to claim 1, characterized in that, The signal transmission unit is located between the common electrode layer and the first substrate. An insulating layer is provided between the signal transmission unit and the common electrode layer. At least one of the first signal line and the second signal line passes through the insulating layer and is in contact with the common electrode block.

4. The opposing substrate according to claim 3, characterized in that, The second contact portion is located on the side of the first contact portion away from the first substrate, and at least a portion of the second contact portion is in contact with the common electrode block through a conductive hole penetrating the insulating layer.

5. The opposing substrate according to claim 3, characterized in that, At least a portion of one of the first lead portion and the second lead portion is in contact with the common electrode block through a conductive hole penetrating the insulating layer.

6. The opposing substrate according to claim 3, characterized in that, The insulating layer is a light-shielding layer, which is configured to cover the data lines and gate lines on the array substrate.

7. A display panel, characterized in that, include: Array substrate; The opposing substrate as described in any one of claims 1 to 6 is disposed opposite to the array substrate; Liquid crystal is filled between the opposing substrate and the array substrate.

8. The display panel according to claim 7, characterized in that, The array substrate includes a second substrate and sub-pixels, gate lines, data lines and a light-shielding layer formed on the second substrate; The sub-pixel includes a driving transistor, a pixel electrode, and a color resist portion. The first electrode of the driving transistor is connected to the pixel electrode. The color resist portion overlaps with the orthographic projection of the pixel electrode on the second substrate. Some of the color resist portions of the sub-pixel are red color resists, and some of the color resist portions of the sub-pixel are blue color resists. The gate line extends along the row direction and is connected to the gate of the driving transistor; The data line extends along the column direction and is connected to the second terminal of the driving transistor, wherein one of the first terminal and the second terminal is the source and the other is the drain. The light-shielding layer is located on the side of the gate line, the data line, and the driving transistor away from the second substrate, and covers the gate line, the data line, and the driving transistor; The light-shielding layer includes a first shielding layer and a second shielding layer stacked together. The first shielding layer is disposed in the same layer as the red color filter, and the second shielding layer is disposed in the same layer as the blue color filter. The orthographic projection of the signal transmission unit on the second substrate is located within the orthographic projection of the light-shielding layer on the second substrate.

9. The display panel according to claim 7, characterized in that, The array substrate includes a second substrate and sub-pixels, gate lines, data lines and a light-shielding layer formed on the second substrate; The sub-pixel includes a driving transistor and a pixel electrode, wherein the first electrode of the driving transistor is connected to the pixel electrode. The gate line extends along the row direction and is connected to the gate of the driving transistor; The data line extends along the column direction and is connected to the second terminal of the driving transistor, wherein one of the first terminal and the second terminal is the source and the other is the drain. The light-shielding layer is located on the side of the gate line, the data line, and the driving transistor away from the second substrate, and covers the gate line, the data line, and the driving transistor; The light-shielding layer is disposed on the same layer as the pixel electrode and spaced apart from each other. The light-shielding layer and the common electrode layer are written with the same common signal. The orthographic projection of the signal transmission unit on the second substrate is located within the orthographic projection of the light-shielding layer on the second substrate.

10. A display device, characterized in that, The device includes a display panel and a control circuit as described in any one of claims 7 to 9, wherein the control circuit is connected to a first lead portion and a second lead portion of the opposing substrate to input corresponding signals to the first lead portion and the second lead portion during corresponding operating phases.