CHIP HOUSING FOR AN INTEGRATED CIRCUIT WITH FIBER OPTICS IN MOLDING MATERIAL AND METHOD FOR MANUFACTURING A CHIP HOUSING

DE102025140641B3Undetermined Publication Date: 2026-07-09SANDISK TECHNOLOGIES LLC
View PDF 4 Cites 0 Cited by

Patent Information

Application Number
DE102025140641
Authority / Receiving Office
DE · DE
Patent Type
Patents
Current Assignee / Owner
Priority Date
2025-07-15
Filing Date
2025-10-06
Publication Date
2026-07-09
Estimated Expiration
2045-10-06

Smart Images

  • Figure 00000000_0000_ABST
    Figure 00000000_0000_ABST
Patent Text Reader

Abstract

Warping in system-in-package (SiP) technology can manifest as interface delamination, casing cracking, and / or wire sagging in the wafer-level package. Implementing glass fibers in a forming step of a SiP process improves the package's warping performance by controlling the mismatch of common material elements (CTEs) between the different materials that cause warping. Glass fiber material, or other suitable materials, can be added to the top or bottom of the package to control the shape at which warping occurs due to mismatch, such as concave or convex warping.As a result, implementing glass fibers in one forming step of the SiP process reduces housing warpage, strengthens the housing, and reduces manufacturing costs due to the low cost of glass fibers, while requiring only minimal adjustment compared to conventional methods.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Semiconductor device and method of manufacturing the same

    CN102468245A

  • Method for manufacturing a semiconductor device

    DE102013102908A1

  • Semiconductor package with multilayer mold

    US20200058570A1

  • Semiconductor package design for solder joint reliability

    US20200118901A1

  • CN000102468245A