THERMAL STRUCTURES ADAPTED TO THE HEIGHT OF ELECTRONIC DEVICES IN HOUSINGS OF INTEGRATED CIRCUITS

Description

PRIORITY APPLICATION

[0001] The present application claims priority to U.S. Patent Application Serial No. 17 / 188,236, filed March 1, 2021 and entitled "THERMAL STRUCTURES ADAPTED TO ELECTRONIC DEVICE HEIGHTS IN INTEGRATED CIRCUIT (IC) PACKAGES,".BACKGROUND I. Field of the Disclosure

[0002] The field of the disclosure relates generally to removing excess heat generated in an integrated circuit (IC) package.II. Background

[0003] Mobile devices are capable of complex functionality provided by an application processor executing application software. The application processor is typically one of several electronic devices coupled to a substrate in an integrated circuit (IC) package. An IC package may also include circuits for receiving, amplifying, and transmitting radio-frequency (RF) signals to provide a wireless interface capability. Other electronic devices on a substrate in an IC package include memory chips, power management integrated circuits (PMICs), and surface mount devices (SMDs). PMICs are active devices employed to provide power to other electronic devices such as the application processor. SMDs may be passive electrical components that are needed to process the RF signals. PMICs and some other devices generate a large amount of heat that must be removed from the IC package to avoid negative performance effects, and even premature device failure, caused by high temperatures. Therefore, after securing all the components on a substrate within a bonding encapsulant, a thermal dissipation solution (e.g., heat sink or heat pipe) is provided on a package exterior to conduct away excess heat generated within the package.

[0004] Attention is drawn to the document US 2019 / 348340 A1. It describes a semiconductor package system including a substrate, a first and a second semiconductor package, a first thermal conductive layer, a first passive device, and a heat radiation structure. The first and second semiconductor package and first passive device may be mounted on a top surface of the substrate. The first semiconductor package may include a first semiconductor chip that includes a plurality of logic circuits. The first thermal conductive layer may be on the first semiconductor package. The heat radiation structure may be on the first thermal conductive layer, the second semiconductor package, and the first passive device. The heat radiation structure may include a first bottom surface physically contacting the first thermal conductive layer, and a second bottom surface at a higher level than that of the first bottom surface. The second bottom surface may be on the second semiconductor package and / or the first passive device.SUMMARY OF THE DISCLOSURE

[0005] In accordance with the present invention an integrated circuit package and a method of making an integrated circuit package, as set forth in the independent claims, is provided. Embodiments of the invention are claimed in the dependent claims.

[0006] Aspects disclosed herein include thermal structures adapted to electronic device heights in integrated circuit (IC) packages. IC packages include a plurality of electronic devices of different heights coupled to a surface of a substrate. IC packages have a planar exterior surface above the electronic devices of different heights. In this regard, a mold compound is disposed on the surface of the substrate to a constant depth that covers the tallest electronic device(s). A thermal structure is disposed on the surface of the mold compound to dissipate heat generated by the devices. The thermal structure may also provide a planar exterior surface of the IC package. In existing IC packages, heat generated by a low height heat-generating device, such as a power management integrated circuit (PMIC), must be conducted through a thickness of the mold compound to the thermal structure. However, the mold compound is a poor thermal conductor.

[0007] In an exemplary aspect, an IC package includes a heat-generating device and an electrical device on a surface of a substrate, a mold compound disposed on the electrical device, and a thermal structure disposed on the heat-generating device, without the mold compound, to improve heat dissipation. In an example, the thermal structure may include a thermal interface material (TIM) layer. In another example, the thermal structure may include a heat sink. In the example, the TIM layer extends in a thickness direction from the heat-generating device to a height (i.e., above the surface) equal to or less than a height of the mold compound on the electrical device, and the heat sink includes a planar exterior surface above the heat-generating device and the electrical device. In an example, a first heat sink portion of the heat sink on the heat-generating device may be a different thickness than a second heat sink portion of the heat sink on the electrical device. Disposing the TIM layer on the heat-generating device, without a mold compound on the heat-generating device, reduces a thermal resistance between the heat-generating device and the heat sink.

[0008] In this regard, in one aspect, an IC package is disclosed. The IC package includes a substrate including a surface. The IC package also includes a heat-generating device on the surface of the substrate. The heat-generating device includes a first surface at a first distance from the surface. The IC package also includes an electrical device on the surface of the substrate. The electrical device includes a second surface at a second distance greater than the first distance from the surface. The IC package also includes a mold compound disposed on the surface of the substrate and on the second surface of the electrical device and including a third surface at a third distance greater than the second distance from the surface. The IC package also includes a thermal structure formed directly on the first surface of the heat-generating device and on the third surface of the mold compound on the electrical device. The thermal structure includes a planar exterior surface.

[0009] In another aspect, a method of making an IC package is disclosed. The method includes coupling a heat-generating device to a surface of a substrate. The heat-generating device includes a first surface at a first distance from the surface. The method also includes coupling an electrical device to the surface. The method also includes disposing a mold compound on the surface of the substrate and on the second surface of the electrical device, the mold compound comprising a third surface at a third distance greater than the second distance from the surface. The electrical device includes a second surface at a second distance greater than the first distance from the surface. The method also includes forming a thermal structure directly on the first surface of the heat-generating device and on the third surface of the mold compound on the electrical device, the thermal structure including a planar exterior surface.BRIEF DESCRIPTION OF THE FIGURES

[0010] Figure 1 is a cross-sectional side view of a conventional integrated circuit (IC) package including at least one heat-generating device, a heat sink over the heat-generating device, and a molding compound between the heat-generating device and the heat sink; Figure 2 is a cross-sectional side view of an exemplary IC package including a heat-generating device and a taller electrical device both mounted to a substrate, and a thermal structure above the electrical device and on the heat-generating device to improve conduction of heat from the heat-generating device; Figures 3A-3D are illustrations of fabrication stages in a first exemplary process of fabricating the IC package in Figure 2; Figure 4 is a flowchart illustrating the first exemplary process including the fabrication stages of Figures 3A-3D; Figures 5A-5D are illustrations of fabrication stages in a second exemplary process of fabricating the IC package in Figure 2; Figures 6 is a cross-sectional side view illustrating a first orientation of a thermal structure disposed on a heat-generating device and an electrical device coupled to a substrate in an IC package, as shown in Figure 2; Figures 7 and 8 are cross-sectional side views of electronic devices including the IC package as shown in Figure 2 in the orientation shown in Figure 6 as part of a heat management solution; Figure 9 is a cross-sectional side view illustrating a second orientation of the thermal structure disposed on a heat-generating device and an electrical device coupled to a substrate in an IC package, as shown in Figure 2; Figures 10 and 11 are cross-sectional side views of electronic devices including the IC package as shown in Figure 2 in the orientation shown in Figure 9 as part of a heat management solution; Figure 12 is a block diagram of an exemplary wireless communications device that includes a radio frequency (RF) module including the IC package including a thermal structure in Figure 2; and Figure 13 is a block diagram of an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figures 2, 3D, and 5D, and according to any of the aspects disclosed herein. DETAILED DESCRIPTION

[0011] With reference now to the drawing figures, several exemplary aspects of the present disclosure are described. The word "exemplary" is used herein to mean "serving as an example, instance, or illustration." Any aspect described herein as "exemplary" is not necessarily to be construed as preferred or advantageous over other aspects.

[0012] Aspects disclosed herein include thermal structures adapted to electronic device heights in integrated circuit (IC) packages. IC packages include a plurality of electronic devices of different heights coupled to a surface of a substrate. IC packages have a planar exterior surface above the electronic devices of different heights. In this regard, a mold compound is disposed on the surface of the substrate to a constant depth that covers the tallest electronic device(s). A thermal structure is disposed on the surface of the mold compound to dissipate heat generated by the devices. The thermal structure may also provide a planar exterior surface of the IC package. In existing IC packages, heat generated by a low height heat-generating device, such as a power management integrated circuit (PMIC), must be conducted through a thickness of the mold compound to the thermal structure. However, the mold compound is a poor thermal conductor.

[0013] In an exemplary aspect, an IC package includes a heat-generating device and an electrical device on a surface of a substrate, a mold compound disposed on the electrical device, and a thermal structure disposed on the heat-generating device, without the mold compound, to improve heat dissipation. In an example, the thermal structure may include a thermal interface material (TIM) layer. In another example, the thermal structure may include a heat sink. In the example, the TIM layer extends in a thickness direction from the heat-generating device to a height (i.e., above the surface) equal to or less than a height of the mold compound on the electrical device, and the heat sink includes a planar exterior surface above the heat-generating device and the electrical device. In an example, a first heat sink portion of the heat sink on the heat-generating device may be a different thickness than a second heat sink portion of the heat sink on the electrical device. Disposing the TIM layer on the heat-generating device, without a mold compound on the heat-generating device, reduces a thermal resistance between the heat-generating device and the heat sink.

[0014] Figure 1 is a cross-sectional side view of a conventional IC package 100 provided for reference to explain a heat dissipation issue addressed by aspects disclosed herein. The IC package 100 includes at least one heat-generating device 102 on a surface 104 of a substrate 106, a heat sink 108 above the heat-generating device 102, and a mold compound 110 between the heat-generating device 102 and the heat sink 108. The heat sink 108 may include a TIM layer (not shown). The IC package 100 also includes, on the surface 104, at least one electrical device 112 that is taller than the heat-generating device 102. In this example, the surface 104 extends in an X-axis direction and a Y-axis direction orthogonal to the X-axis direction. A height of the electrical device 112 extends farther in a Z-axis direction orthogonal to the surface 104 than the heat-generating device 102. The mold compound 110 is disposed on the surface 104 to a depth that covers the electrical device 112, securing the heat-generating device 102 and the electrical device 112 on the substrate 106. Parallel to the surface 104, the mold compound 110 has a planar exterior surface 114 where the heat sink 108 is disposed. The heat sink 108 is formed of a material 116 with high thermal conductivity, such as copper, to remove heat from the IC package 100. However, the mold compound 110 is a poor thermal conductor. Therefore, the mold compound 110 does not effectively conduct heat generated in the heat-generating device 102 to the heat sink 108, causing an increase in temperature of the IC package 100.

[0015] The IC package 100 may include an application processor 118 or other devices 120 on the surface 104 or on an opposite surface 122 of the substrate 106. The IC package 100 may include an additional substrate 124 electrically coupled to the substrate 106 and also coupled to other devices 126. Performance of the application processor 118 and the other devices 120 and 126 can be negatively affected by an increase in temperature. In addition, excessive heat may also cause damage to the IC package 100 or premature failure of any device therein. Thus, an improvement is needed in the heat dissipation capability of the IC package 100.

[0016] Figure 2 is a cross-sectional side view of an exemplary IC package 200 illustrating exemplary aspects of the IC package 200 for reference in the discussion below. The IC package 200 includes a heat-generating device 202 and an electrical device 204 that are each on (e.g., coupled to and / or mounted to) a surface 206 of a substrate 208. The IC package 200 includes a mold compound 210 disposed on the surface 206 of the substrate 208 and on the electrical device 204 but not on the heat-generating device 202. The IC package 200 includes a thermal structure 212 that is disposed on the heat-generating device 202. In this manner, thermal resistance between the heat-generating device 202 and a planar exterior surface 214 of the IC package 200 is reduced.

[0017] In an example, the heat-generating device 202 includes a first surface 216 opposite to the substrate 208. The first surface 216 is at a first distance D 1 from the surface 206 in a direction orthogonal to the first surface 216. For example, as illustrated in Figure 2, the first surface 216 extends in an X-axis direction and a Y-axis direction orthogonal to the X-axis direction, and the distance D 1 is measured in a Z-axis direction orthogonal to the X-axis direction and the Y-axis direction. The heat-generating device 202, in an example, may be a PMIC die or PMIC package 218 that is provided in the IC package 200 to provide power to an IC 220, such as an application processor 220, or a package. Alternatively, the heat-generating device 202 may be an application processor, any integrated circuit or memory, such as a double data rate (DDR) static random-access memory (SRAM) or universal flash storage (UFS), or any other type of device mounted on a substrate in an IC package. As shown in Figure 2, the application processor 220 may be mounted on a backside surface 221 of the substrate 208 opposite to the surface 206.

[0018] The electrical device 204 includes a second surface 222 at a second distance D 2 greater than the distance D 1 from the surface 206. The electrical device 204 in the example in Figure 2 can be any surface mount device (SMD), such as a passive electrical component, operating in an electrical circuit. In addition, the electrical device 204 may be any active or passive electrical component or device that has a surface at a greater height above the substrate 208 than the heat-generating device 202. In one example, the electrical device 204 is an inductor 224 but may also be a capacitor or a resistor. An inductance or Q-factor can be increased by increasing a size of the inductor 224. Thus, the distance D 2 to the second surface 222 of the electrical device 204 may be at least two or more times the distance D 1 from the surface 206 to the first surface 216.

[0019] The mold compound 210 is disposed on the surface 206 beside the heat-generating device 202, the electrical device 204, and any other devices 226 on the surface 206. The mold compound 210 is also disposed on the second surface 222 of the electrical device 204 at the distance D 2 from the surface 206. The mold compound 210 also has a third surface 228 at a distance D 3 greater than the distance D 2 from the surface 206. The mold compound 210 is not disposed on the first surface 216 of the heat-generating device 202. Rather than filling a space above the first surface 216 with the mold compound 210, which is a poor thermal conductor, the thermal structure 212 is disposed on the first surface 216 of the heat-generating device 202. The thermal structure 212 also forms the planar exterior surface 214 of the IC package 200.

[0020] The thermal structure 212 in the example in Figure 2 includes a TIM layer 230 and a heat sink 232. The TIM layer 230 may be a conductive paste or conductive tape, for example, disposed on the first surface 216 of the heat-generating layer 202. The TIM layer 230 may comprise, for example, metal fillers and / or carbon nanotubes to provide high thermal conductivity. The heat sink 232 has a high thermal conductivity and may be, for example, a metal layer such as copper. A thickness T TIM of the TIM layer 230 extends from the first surface 216 of the heat-generating device 202 to a fourth surface 234 of the TIM layer 230 that is at a distance D 4 from the surface 206. The distance D 4 is greater than the distance D 1 of the first surface 216 of the heat-generating device 202 and equal to or less than the distance D 3 of the third surface 228 of the mold compound 210 from the surface 206.

[0021] The heat sink 232 is disposed on the fourth surface 234 of the TIM layer 230 and also on the third surface 228 of the mold compound 210. Opposite to the fourth surface 234 and the third surface 228, the heat sink 232 includes the planar exterior surface 214 extending across the heat-generating device 202 and the electrical device 204. The planar exterior surface 214 is at a fifth distance D 5 , greater than the distance D 4 of the fourth surface 234 of the TIM layer 230, from the surface 206. The fifth distance D 5 is also greater than the distance D 3 of the third surface 228 of the mold compound 210.

[0022] On the fourth surface 234 of the TIM layer 230, the heat sink 232 has a first thickness T HS1 corresponding to a difference between the distance D 5 and the distance D 4 . On the third surface 228 of the mold compound 210, the heat sink 232 has a second thickness T HS2 corresponding to a difference between the distance D 5 and the distance D 3 . In the thermal structure 212, the TIM layer 230 is disposed on the first surface 216 of the heat-generating device 202. In this regard, "disposed on" means that there is no mold compound 210 between the TIM layer 230 and the first surface 216. The TIM layer 230 is directly on the first surface 216 without intervening layers or there may be one or more intervening layers that are, for example, beneficial to heat conduction with low thermal resistance. In addition, the heat sink 232 has a first thickness T HS1 and a second thickness T HS2 according to the distances D 3 and D 4 , to provide a low thermal resistance heat conduction path away from the heat-generating device 202 while still providing the planar exterior surface 214 of the IC package 200.

[0023] In the example in Figure 2, the IC package 200 also includes a second heat-generating device 236 including a sixth surface 238 at a distance D 6 that is equal to or less than the second distance D 2 of the second surface 222 from the surface 206. The IC package 200 includes a second TIM layer 240 on the sixth surface 238 between the second heat-generating device 236 and the heat sink 232 to provide a low thermal resistance heat conduction path from the second heat-generating device 236 to the heat sink 232.

[0024] As shown in the example in Figure 2, the IC package 200 also includes a third device 242 such as a SMD and / or passive device. The third device 242 includes a seventh surface 244 that is greater than the distance D 1 of the heat-generating device 202 from the surface 206. The mold compound 210 is disposed on the seventh surface 244 between the third device 242 and the heat sink 232.

[0025] The IC package 200 in Figure 2 also includes a second substrate 246 coupled to the backside surface 221 of the substrate 208. Additional IC devices 248 (e.g., memory chips) are coupled to the second substrate 246 for access by the application processor 220, for example, or other devices on the substrate 208.

[0026] Examples of dimensions of features of the IC package 200 are as follows: distance D 1 = ∼ 400 microns μm ; distance D 2 = 400 μm to 750 μm ; distance D 3 = distance D 2 + > 50 μm = 700 μm to 1 millimeter mm ; distance D 4 = distance D 1 + 100 to 200 μm ; distance D 5 = distance D 3 + > 25 μm ; T HS 1 = ∼ 200 μm ; and T HS 2 = > 25 μm .

[0027] IC packages including the exemplary aspects disclosed herein are not limited to the above dimensions.

[0028] Figures 3A-3D are illustrations of fabrication stages 300A-300D corresponding to steps in a first example of an exemplary process 400 illustrated in the flowchart in Figure 4 for fabricating the IC package 200 in Figure 2. The fabrication stage 300A in Figure 3A corresponds to a step of coupling the heat-generating device 202 to the surface 206 of the substrate 208 (block 402). The heat generating device 202 includes the first surface 216 at the first distance D 1 from the surface 206. The fabrication stage 300A in Figure 3A also corresponds to the step of coupling the electrical device 204 to the surface 206, the electrical device 204 including the second surface 222 at the second distance D 2 greater than the first distance D 1 from the surface 206 (block 404).

[0029] The fabrication stages 300B-300C in Figures 3B and 3C correspond to the step of forming a thermal structure 212 on the first surface 216 of the heat-generating device 202 and spaced from the second surface 222 of the electrical device 204, the thermal structure 212 including the planar exterior surface 214 (block 406). As shown in Figure 3B, forming the thermal structure 212 includes forming the TIM layer 230 on the first surface 216 of the heat-generating device 202, the TIM layer 230 including the fourth surface 234. The illustration of fabrication stage 300C in Figure 3C shows that forming the thermal structure 212 further includes forming a first portion 232A of the heat sink 232 on the fourth surface 234 of the TIM layer 230 and forming a second portion 232B of the heat sink 232 spaced from the second surface 222 of the electrical device 204, wherein the heat sink 232 includes the planar exterior surface 214 of the thermal structure 212. Forming the first portion 232A of the heat sink 232 includes forming the first portion 232A to have the first thickness T HS1 extending from the fourth surface 234 of the TIM layer 230 to the planar exterior surface 214. Forming the second portion 232B of the heat sink 232 includes forming the second portion 232B to extend from the planar exterior surface 214 but to have the second thickness T HS2 that is less than a distance from the planar exterior surface 214 to the second surface 222 of the electrical device 204, leaving the second portion 232B of the heat sink 232 spaced from the second surface 232 of the electrical device 204.

[0030] In an example, the process 400 may include an additional step (not shown in the flowchart in Figure 4) corresponding to the fabrication stage 300D in Figure 3D including disposing a mold compound 210 on the surface 206 of the substrate 208 and on the second surface 222 of the electrical device 204. In an example, disposing the mold compound 210 further includes injecting the mold compound 210 between the second surface 222 of the electrical device 204 and the second portion 232B of the heat sink 232, such as in a transfer mold process. In this regard, the mold compound 210 is injected or otherwise forced between the second portion 232B of the heat sink 232 where the heat sink 232 is spaced from the second surface 222 of the electrical device 204. Since the TIM layer 230 is disposed on the first surface 216 of the heat-generating device 202, no mold compound 210 is injected between the thermal structure 212 and the first surface 216. Thus, heat generated in the heat-generating device 202 does not need to traverse through the poorly-conductive mold compound 210 and instead has a low thermal resistance path to conduct heat away from the IC package 200.

[0031] Figures 5A-5D are illustrations of fabrication stages 500A-500D corresponding to steps in a second example of the exemplary process 400 illustrated in the flowchart in Figure 4 for fabricating IC package 200 in Figure 2. The fabrication stage 500A in Figure 5A corresponds to the step 402 of coupling the heat-generating device 202 to the surface 206 of the substrate 208, the heat-generating device 202 including a first surface 216 at a distance D 1 from the surface 206. The fabrication stage 500A in Figure 5A also corresponds to the step 404 of coupling the electrical device 204 to the surface 206, the electrical device 404 including the second surface 222 at a second distance D 2 greater than the first distance D 1 from the surface 206.

[0032] In contrast to the transfer molding process illustrated in Figure 3D, the second example of the process 400 includes a step, corresponding to the fabrication stage 500B in Figure 5B, of forming a mold compound 210 on the surface 206 of the substrate 208 and on the second surface 222 of the electrical device 204. The illustration of the fabrication stage 500B in Figure 5B shows the result after forming the mold compound 210 on the first surface 216 of the heat-generating device 202 and removing the mold compound 210 from the first surface 216 of the heat-generating device 202. After removing the mold compound 210 from the first surface 216, the second example of the process 400 proceeds to step 406 corresponding to fabrication stages 500C and 500D.

[0033] The illustrations of fabrication stages 500C and 500D in Figures 5C and 5D correspond to the step 406 of forming the thermal structure 212 on the first surface 216 of the heat-generating device 202 and spaced from the second surface 222 of the electrical device 204 and including the planar exterior surface 214. That is, the illustration of fabrication stage 500C in Figure 5C shows the TIM layer 230 formed on the first surface 216 of the heat-generating device 202, and the illustration of fabrication stage 500D in Figure 5D shows the heat sink 232 formed on the fourth surface 234 of the TIM layer 230 and spaced from the second surface 222 of the electrical device 204. The mold compound 210 on the second surface 222 of the electrical device 204 causes the second heat sink portion 232B of the heat sink 232 to be spaced from the second surface 222 and disposed on the third surface 228 of the mold compound 210.

[0034] In an alternative example of the process 400 (not shown), the molding compound 210 may be selectively deposited on the desired surfaces and to the desired thicknesses, rather than depositing the mold compound 210 and subsequently removing the mold compound 210 from the first surface 216 of the heat-generating device 202, as shown in Figure 5B.

[0035] Figures 6-11 are provided to illustrate incorporating the thermal structure 212 in Figures 2, 3D, and 5D in electronic devices as part of a total heat management solution. Figure 6 and Figure 9 are cross-sectional side views illustrating a first orientation and a second orientation, respectively, of a structure 600 corresponding to the IC package 200 in Figure 2. Figures 6 and 9 illustrate orientations of the structure 600 employed in the electronic devices shown in Figures 7, 8, 10, and 11. The substrate 602 in Figures 6-11 corresponds to the substrate 208 of Figure 2.

[0036] Figures 7, 8, 10, and 11 illustrate examples of mobile devices 700, 800, 1000, 1100 that include a major cooling solution 604 disposed between a display 606 and an IC package corresponding to the IC package 200 in Figure 2. The mobile devices 700, 800, 1000, 1100 each include an interposer substrate 608 coupled to the backside surface 221 of the substrate 602 (i.e., opposite to the surface 206 in Figure 2). The examples of the mobile devices 700, 800, 1000, 1100 further include application processors 610 and printed circuit boards (PCBs) 612 and 614 coupled to the backside surface 221 of the substrate 602. The examples of the mobile devices 700, 800, 1000, 1100 in Figures 7, 8, 10, and 11 also include a backside cooling solution 616 coupled to a back cover 618 of the mobile devices 700, 800, 1000, 1100.

[0037] Figure 7 illustrates a first example including the mobile device 700. The structure 600 in the mobile device 700 is oriented on the substrate 602 as shown in Figure 6 facing the display 606. A TIM layer 702 is provided between the structure 600 and the major cooling solution 604. No additional thermal elements are provided between the structure 600 and the back cover 618.

[0038] Figure 8 illustrates a second example including the mobile device 800. The structure 600 in the mobile device 800 is oriented on the substrate 602 as shown in Figure 6 facing the display 606. In addition to a TIM layer 802 between the structure 600 and the major cooling solution 606, the mobile device800 also includes TIM layers 804 and 806 conducting heat from the application processor 610 and PCBs 612 and 614 to the back cover 618.

[0039] Figure 9 is a cross-sectional side view illustrating a second orientation of the structure 600 corresponding to the IC package 200 in Figure 2. Figure 9 is provided to illustrate an orientation of the structure 600 in the mobile devices 1000 and 1100 in Figures 10 and 11. The substrate 602 in Figures 9-11 corresponds to the substrate 208 of Figure 2.

[0040] Figure 10 illustrates a third example including the mobile device 1000. The structure 600 in the mobile device 1000 is oriented on the substrate 602 as shown in Figure 9, facing the back cover 618. A TIM layer 1002 is provided between the application processor 610 and the major cooling solution 604. No additional thermal elements are provided between the structure 600 and the back cover 618.

[0041] Figure 11 illustrates a fourth example including the mobile device 1100. The structure 600 in the mobile device 1100 is oriented on the substrate 602 as shown in Figure 9, facing the back cover 618. A TIM layer 1102 is provided between the application processor 612 and the major cooling solution 606, as in Figure 10. In addition, a TIM layer 1104 is provided between the structure 600 and the backside cooling solution 616.

[0042] Figure 12 illustrates an exemplary wireless communications device 1200 that includes radio frequency (RF) components formed from one or more integrated circuits (ICs) 1202, wherein any of the ICs 1202 can include an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figures 2, 3D, and 5D, and according to any of the aspects disclosed herein. The wireless communications device 1200 may include or be provided in any of the above-referenced devices, as examples. As shown in Figure 12, the wireless communications device 1200 includes a transceiver 1204 and a data processor 1206. The transceiver 1204 may also be referred to as an RF front end (RFFE) module 1204. The data processor 1206 may include a memory to store data and program codes. The transceiver 1204 includes a transmitter 1208 and a receiver 1210 that support bi-directional communications. In general, the wireless communications device 1200 may include any number of transmitters 1208 and / or receivers 1210 for any number of communication systems and frequency bands. All or a portion of the transceiver 1204 may be implemented on one or more analog ICs, RFICs, mixed-signal ICs, etc.

[0043] The transmitter 1208 or the receiver 1210 may be implemented with a super-heterodyne architecture or a direct-conversion architecture. In the super-heterodyne architecture, a signal is frequency-converted between RF and baseband in multiple stages, e.g., from RF to an intermediate frequency (IF) in one stage, and then from IF to baseband in another stage. In the direct-conversion architecture, a signal is frequency-converted between RF and baseband in one stage. The super-heterodyne and direct-conversion architectures may use different circuit blocks and / or have different requirements. In the wireless communications device 1200 in Figure 12, the transmitter 1208 and the receiver 1210 are implemented with the direct-conversion architecture.

[0044] In the transmit path, the data processor 1206 processes data to be transmitted and provides I and Q analog output signals to the transmitter 1208. In the exemplary wireless communications device 1200, the data processor 1206 includes digital-to-analog converters (DACs) 1212(1), 1212(2) for converting digital signals generated by the data processor 1206 into the I and Q analog output signals, e.g., I and Q output currents, for further processing.

[0045] Within the transmitter 1208, lowpass filters 1214(1), 1214(2) filter the I and Q analog output signals, respectively, to remove undesired signals caused by the prior digital-to-analog conversion. Amplifiers (AMPs) 1216(1), 1216(2) amplify the signals from the lowpass filters 1214(1), 1214(2), respectively, and provide I and Q baseband signals. An upconverter 1218 upconverts the I and Q baseband signals with I and Q transmit (TX) local oscillator (LO) signals from a TX LO signal generator 1222 through mixers 1220(1), 1220(2) to provide an upconverted signal 1224. A filter 1226 filters the upconverted signal 1224 to remove undesired signals caused by the frequency upconversion as well as noise in a receive frequency band. A power amplifier (PA) 1228 amplifies the upconverted signal 1224 from the filter 1226 to obtain the desired output power level and provides a transmit RF signal. The transmit RF signal is routed through a duplexer or switch 1230 and transmitted via an antenna 1232.

[0046] In the receive path, the antenna 1232 receives signals transmitted by base stations and provides a received RF signal, which is routed through the duplexer or switch 1230 and provided to a low noise amplifier (LNA) 1234. The duplexer or switch 1230 is designed to operate with a specific receive (RX)-to-TX duplexer frequency separation, such that RX signals are isolated from TX signals. The received RF signal is amplified by the LNA 1234 and filtered by a filter 1236 to obtain a desired RF input signal. Downconversion mixers 1238(1), 1238(2) mix the output of the filter 1236 with I and Q RX LO signals (i.e., LO_I and LO_Q) from an RX LO signal generator 1240 to generate I and Q baseband signals. The I and Q baseband signals are amplified by AMPs 1242(1), 1242(2) and further filtered by lowpass filters 1244(1), 1244(2) to obtain I and Q analog input signals, which are provided to the data processor 1206. In this example, the data processor 1206 includes analog-to-digital converters (ADCs) 1246(1), 1246(2) for converting the analog input signals into digital signals to be further processed by the data processor 1206.

[0047] In the wireless communications device 1200 of Figure 12, the TX LO signal generator 1222 generates the I and Q TX LO signals used for frequency upconversion, while the RX LO signal generator 1240 generates the I and Q RX LO signals used for frequency downconversion. Each LO signal is a periodic signal with a particular fundamental frequency. A TX phase-locked loop (PLL) circuit 1248 receives timing information from the data processor 1206 and generates a control signal used to adjust the frequency and / or phase of the TX LO signals from the TX LO signal generator 1222. Similarly, an RX PLL circuit 1250 receives timing information from the data processor 1206 and generates a control signal used to adjust the frequency and / or phase of the RX LO signals from the RX LO signal generator 1240.

[0048] Wireless communications devices 1200 that each include an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figure 2, 3D, and 5D, and according to any of the aspects disclosed herein, may be provided in or integrated into any processor-based device. Examples, without limitation, include a set top box, an entertainment unit, a navigation device, a communications device, a fixed location data unit, a mobile location data unit, a global positioning system (GPS) device, a mobile phone, a cellular phone, a smart phone, a session initiation protocol (SIP) phone, a tablet, a phablet, a server, a computer, a portable computer, a mobile computing device, a wearable computing device (e.g., a smart watch, a health or fitness tracker, eyewear, etc.), a desktop computer, a personal digital assistant (PDA), a monitor, a computer monitor, a television, a tuner, a radio, a satellite radio, a music player, a digital music player, a portable music player, a digital video player, a video player, a digital video disc (DVD) player, a portable digital video player, an automobile, a vehicle component, avionics systems, a drone, and a multicopter.

[0049] In this regard, Figure 13 illustrates an example of a processor-based system 1300 including an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figures 2, 3D, and 5D, and according to any aspects disclosed herein. In this example, the processor-based system 1300 includes one or more central processor units (CPUs) 1302, which may also be referred to as CPU or processor cores, each including one or more processors 1304. The CPU(s) 1302 may have cache memory 1306 coupled to the processor(s) 1304 for rapid access to temporarily stored data. As an example, the processor(s) 1304 could include an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figures 2, 3D, and 5D, and according to any aspects disclosed herein. The CPU(s) 1302 is coupled to a system bus 1308 and can intercouple master and slave devices included in the processor-based system 1300. As is well known, the CPU(s) 1302 communicates with these other devices by exchanging address, control, and data information over the system bus 1308. For example, the CPU(s) 1302 can communicate bus transaction requests to a memory controller 1310 as an example of a slave device. Although not illustrated in Figure 13, multiple system buses 1308 could be provided, wherein each system bus 1308 constitutes a different fabric.

[0050] Other master and slave devices can be connected to the system bus 1308. As illustrated in Figure 13, these devices can include a memory system 1312 that includes the memory controller 1310 and one or more memory arrays 1314, one or more input devices 1316, one or more output devices 1318, one or more network interface devices 1320, and one or more display controllers 1322, as examples. Each of the memory system 1312, the one or more input devices 1316, the one or more output devices 1318, the one or more network interface devices 1320, and the one or more display controllers 1322 can include an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figures 2, 3D, and 5D, and according to any of the aspects disclosed herein. The input device(s) 1316 can include any type of input device, including, but not limited to, input keys, switches, voice processors, etc. The output device(s) 1318 can include any type of output device, including, but not limited to, audio, video, other visual indicators, etc. The network interface device(s) 1320 can be any device configured to allow exchange of data to and from a network 1324. The network 1324 can be any type of network, including, but not limited to, a wired or wireless network, a private or public network, a local area network (LAN), a wireless local area network (WLAN), a wide area network (WAN), a BLUETOOTH ™< network, and the Internet. The network interface device(s) 1320 can be configured to support any type of communications protocol desired.

[0051] The CPU(s) 1302 may also be configured to access the display controller(s) 1322 over the system bus 1308 to control information sent to one or more displays 1326. The display controller(s) 1322 sends information to the display(s) 1326 to be displayed via one or more video processors 1328, which process the information to be displayed into a format suitable for the display(s) 1326. The display(s) 1326 can include any type of display, including, but not limited to, a cathode ray tube (CRT), a liquid crystal display (LCD), a plasma display, a light emitting diode (LED) display, etc. The display controller(s) 1322, display(s) 1326, and / or the video processor(s) 1328 can include an exemplary IC package including a heat-generating device and an electrical device on a surface of a substrate, and a thermal structure that is spaced from the electrical device and on a first surface of the heat-generating device to reduce thermal resistance for heat dissipation, as illustrated in Figures 2, 3D, and 5D, and according to any of the aspects disclosed herein.

[0052] Those of skill in the art will further appreciate that the various illustrative logical blocks, modules, circuits, and algorithms described in connection with the aspects disclosed herein may be implemented as electronic hardware, instructions stored in memory or in another computer readable medium and executed by a processor or other processing device, or combinations of both. The master and slave devices described herein may be employed in any circuit, hardware component, IC, or IC chip, as examples. Memory disclosed herein may be any type and size of memory and may be configured to store any type of information desired. To clearly illustrate this interchangeability, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. How such functionality is implemented depends upon the particular application, design choices, and / or design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.

[0053] The various illustrative logical blocks, modules, and circuits described in connection with the aspects disclosed herein may be implemented or performed with a processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices (e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration).

[0054] The aspects disclosed herein may be embodied in hardware and in instructions that are stored in hardware, and may reside, for example, in Random Access Memory (RAM), flash memory, Read Only Memory (ROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), registers, a hard disk, a removable disk, a CD-ROM, or any other form of computer readable medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a remote station. In the alternative, the processor and the storage medium may reside as discrete components in a remote station, base station, or server.

Claims

1. An integrated circuit (IC) package (200), comprising: a substrate (208) comprising a surface; a heat-generating device (202) on the surface of the substrate, the heat-generating device comprising a first surface (216) at a first distance from the surface; an electrical device (204) on the surface of the substrate, the electrical device comprising a second surface (222) at a second distance greater than the first distance from the surface; a mold compound (210) disposed on the surface of the substrate and on the second surface of the electrical device and comprising a third surface (228) at a third distance greater than the second distance from the surface; and a thermal structure (212) formed directly on the first surface of the heat-generating device and on the third surface of the mold compound on the electrical device, the thermal structure comprising a planar exterior surface (214).

2. The IC package (200) of claim 1, wherein the thermal structure (212) further comprises a thermal interface material, TIM, layer on the first surface (216) of the heat-generating device, wherein a thickness of the TIM layer extends from the first surface of the heat-generating device to a fourth surface (234) of the TIM layer at a fourth distance that is greater than the first distance and equal to or less than the third distance from the surface.

3. The IC package (200) of claim 2, wherein the thermal structure (212) further comprises a heat sink (232) disposed on the fourth surface (234) of the TIM layer and on the third surface of the mold compound, wherein the heat sink comprises the planar exterior surface (214) at a fifth distance greater than the fourth distance from the surface.

4. The IC package (200) of claim 3, wherein the heat sink (232) further comprises a first thickness from the fourth surface of the TIM layer to the planar exterior surface and a second thickness from the third surface of the mold compound to the planar exterior surface.

5. The IC package (200) of claim 3, further comprising: a second heat-generating device (236) comprising a sixth surface (238) at a sixth distance less than the second distance of the second surface of the electrical device from the surface; and a second TIM layer (240) formed on the sixth surface between the second heat-generating device and the heat sink.

6. The IC package (200) of claim 1, further comprising: a third device (242) comprising a seventh surface (244) at a seventh distance greater than the first distance of the first surface of the heat-generating device from the surface, wherein the mold compound (210) is disposed on the seventh surface of the third device.

7. The IC package (200) of claim 1, wherein the heat-generating device (202) comprises a power management integrated circuit, PMIC.

8. The IC package (200) of claim 1, wherein the electrical device (204) comprises a passive electrical component , wherein the passive electrical component comprises one of an inductor (224), a capacitor, and a resistor.

9. The IC package (200) of claim 1, wherein: the substrate (208) comprises a first substrate further comprising a second surface; and the IC package further comprises an IC or a package coupled to the second surface of the first substrate, further comprising a second substrate coupled to the second surface of the first substrate.

10. The IC package (200) of claim 1 comprising a radio-frequency, RF, front end, RFFE, module.

11. A method (400) of making an integrated circuit, IC, package (200), the method comprising: coupling (402) a heat-generating device (202) to a surface (206) of a substrate (208), the heat-generating device comprising a first surface (216) at a first distance from the surface; coupling (404) an electrical device (204) to the surface, the electrical device comprising a second surface (222) at a second distance greater than the first distance from the surface; disposing a mold compound (210) on the surface of the substrate and on the second surface of the electrical device, the mold compound comprising a third surface at a third distance greater than the second distance from the surface, and forming (406) a thermal structure (212) directly on the first surface of the heat-generating device and on the third surface of the mold compound on the electric device, the thermal structure comprising a planar exterior surface (214).

12. The method (400) of claim 11, wherein forming the thermal structure further comprises forming a thermal interface material, TIM, layer (230) on the first surface of the heat-generating device, the TIM layer comprising a fourth surface (234).

13. The method (400) of claim 12, further comprising forming a heat sink comprising: forming a first portion (232A) of the heat sink on the fourth surface of the TIM layer; and forming a second portion (232B) of the heat sink spaced from the second surface of the electrical device, wherein the heat sink comprises the planar exterior surface of the thermal structure.

14. The method (400) of claim 13, wherein forming the heat sink further comprises: forming the first portion (232A) of the heat sink to have a first thickness of the heat sink extending from the fourth surface of TIM layer to the planar exterior surface; and forming the second portion (232B) of the heat sink to extend from the planar exterior surface and have a second thickness less than a distance from the planar exterior surface to the second surface of the electrical device.

15. The method of claim 11, wherein disposing the mold compound comprises injecting the mold compound (210) between the second surface of the electrical device and the heat sink in a transfer mold process.