Integrated dipole regions for transistors.

JP2025527476APending Publication Date: 2025-08-22APPLIED MATERIALS INC
View PDF 5 Cites 0 Cited by

Patent Information

Application Number
JP2025508454
Authority / Receiving Office
JP · JP
Patent Type
Applications
Current Assignee / Owner
Priority Date
2022-08-19
Filing Date
2023-08-15
Publication Date
2025-08-22

Smart Images

  • Figure 2025527476000001_ABST
    Figure 2025527476000001_ABST
Patent Text Reader

Abstract

Methods for fabricating and processing semiconductor devices (i.e., electronic devices) are described. Embodiments of the present disclosure advantageously provide electronic devices that include a dipole region and meet requirements for thinning and low thermal budget. The electronic devices described herein include a source region, a drain region, and a channel separating the source and drain regions, an interface layer on top of the channel, a high-k dielectric layer on the interface layer, a dipole layer on the high-k dielectric layer, and optionally, a cap layer on the dipole layer. In some embodiments, the methods include annealing the substrate to transfer atoms from the dipole layer to one or more of the interface layer or the high-k dielectric layer.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Vapor deposition method for forming a metal-containing layer on a substrate

    JP2010518645A

  • Deposition method

    JP2014123675A

  • Rare earth metal surface-activated plasma doping on semiconductor substrates

    US20170256622A1

  • Integrated dipole flow for transistor

    US20200373404A1

  • Dipole Patterning for CMOS Devices

    US20210366783A1