Digital substation system and merging unit
Patent Information
- Application Number
- JP2024125930
- Authority / Receiving Office
- JP · JP
- Patent Type
- Applications
- Current Assignee / Owner
- Filing Date
- 2024-08-01
- Publication Date
- 2026-02-13
AI Technical Summary
In digital substation systems, achieving precise time synchronization between merging units (MUs) and intelligent electronic devices (IEDs) for transmission line protection using the PCM differential current method is challenging due to transmission delay times on the process bus, which can lead to relay malfunctions.
The system includes an IED that performs PCM relay calculations using current value data from both ends of a transmission line, and an MU that acquires, converts, and synchronizes the data before transmitting it to the process bus, eliminating the need to consider transmission delay times and ensuring accurate synchronization.
This configuration enables reliable transmission line protection using the PCM differential current method by simplifying synchronization processes and reducing data volume on the process bus, thereby minimizing relay malfunctions.
Smart Images

Figure 2026023755000001_ABST
Abstract
Citation Information
Patent Citations
PCM current differential guard relay device
JP2006246680A
Process bus applied protection system
WO2016147375A1