Memory system and method
JP2026040988APending Publication Date: 2026-03-10KIOXIA CORP
Patent Information
- Authority / Receiving Office
- JP · JP
- Patent Type
- Applications
- Current Assignee / Owner
- Filing Date
- 2024-08-26
- Publication Date
- 2026-03-10
Smart Images

Figure 2026040988000001_ABST
Abstract
To realize a memory system capable of reducing the size of data that needs to be held. In one embodiment, a controller of a memory system executes a third program operation on memory cells connected to a k-th word line of a first string unit after executing a first write operation on memory cells of a first string unit. The controller executes a second write operation on memory cells connected to a second string unit. After executing the third program operation on memory cells connected to the k-th word line of the second string unit and the second program operation on memory cells connected to the (k-1)-th word line of the second string unit, the controller executes a fourth program operation on memory cells connected to the k-th word line of the first string unit.
Need to check novelty before this filing date? Find Prior Art
Citation Information
Patent Citations
Memory system
JP2020047323A
Memory system
JP2022051340A
Utilizing NAND buffer for dram-less multilevel cell programming
US20210151098A1
Dual SLC / QLC Programming and Resource Releasing
US20220076735A1
Controller and operation method thereof
US20230409228A1