Chip-on-wafer assembly containing decoupling capacitors

JP2026510125APending Publication Date: 2026-04-01キョーセラ·エーブイエックス·コンポーネンツ·コーポレーション
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
JP · JP
Patent Type
Applications
Current Assignee / Owner
Filing Date
2023-10-23
Publication Date
2026-04-01

Smart Images

  • Figure 2026510125000001_ABST
    Figure 2026510125000001_ABST
Patent Text Reader

Abstract

A microelectronic assembly is provided, comprising a semiconductor structure (e.g., an IC chip) and an interposer electrically connected to the semiconductor structure and containing a semiconductor material (e.g., a silicon interposer). The assembly also comprises a decoupling capacitor containing alternating dielectric layers and internal electrode layers, the internal electrode layers comprising a first internal electrode layer and a second internal electrode layer. The capacitor further comprises an external terminal disposed on a first surface of the capacitor and electrically connected to the interposer, and an external terminal disposed on a second surface of the capacitor and electrically connected to a circuit board.
Need to check novelty before this filing date? Find Prior Art