Precise tuning for programming analog neural memory in deep learning artificial neural networks

JP7839322B2Active Publication Date: 2026-04-01SILICON STORAGE TECHNOLOGY INC
View PDF -1 Cites 0 Cited by

Patent Information

Authority / Receiving Office
JP · JP
Patent Type
Patents
Current Assignee / Owner
Filing Date
2025-01-17
Publication Date
2026-04-01
Patent Text Reader

Abstract

To provide a precision tuning algorithm and device for precisely and rapidly depositing a precise amount of charge on a flowing gate of a nonvolatile memory cell within a vector multiplication (VMM) array in an artificial neural network.SOLUTION: A method for reading a selected nonvolatile memory cell that stores one of N (integers greater than 2) possible values includes the steps of: applying digital input pulses to the selected nonvolatile memory cell; and determining a value stored in the selected nonvolatile memory cell based on the output of the nonvolatile memory cell selected according to each of the digital input pulses.EFFECT: The selected cell can be programmed with great precision to hold one of the N different values.SELECTED DRAWING: Figure 26
Need to check novelty before this filing date? Find Prior Art