Data processing method, electronic device, and storage medium

JP7901677B2Active Publication Date: 2026-08-06ZTE CORP
View PDF 5 Cites 0 Cited by

Patent Information

Authority / Receiving Office
JP · JP
Patent Type
Patents
Current Assignee / Owner
ZTE CORP
Filing Date
2023-04-19
Publication Date
2026-08-06

AI Technical Summary

Benefits of technology

【0010】 本願の実施例では、取得した情報ビットシーケンスを誤り訂正符号化して、第1符号化ビットシーケンスを得、得られた第1符号化ビットシーケンスを繰り返し拡張して、第2符号化ビットシーケンスを得、この第2符号化ビットシーケンスをタグ機器である受信側に送信する。目標長の第1符号化ビットシーケンスの各ビット又は第1符号化ビットシーケンス全体を予め設定された目標回数だけ繰り返し拡張するだけで、所望の第2符号化ビットシーケンスを得ることができるので、受信側ではこの第2符号化ビットシーケンスを簡単かつ容易に受信して処理することができ、処理プロセス全体を簡単かつ容易に実現することができ、ハードウェアに対する要件を低くし、すなわち、タグ機器の簡素性とデータ伝送の信頼性を確保し、エネルギー消費を低下させることができ、これにより、関連方法の技術的空白を埋めることができる。

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 0007901677000007
    Figure 0007901677000007
  • Figure 0007901677000008
    Figure 0007901677000008
  • Figure 0007901677000009
    Figure 0007901677000009
Patent Text Reader

Abstract

This application discloses a data processing method, an electronic device, a storage medium, and a program product. The data processing method includes the steps of: error-correcting coding an acquired information bit sequence to obtain a first coded bit sequence of a target length, repeatedly extending the first coded bit sequence to obtain a second coded bit sequence, and transmitting the second coded bit sequence to a receiving side.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application is filed based on a Chinese patent application with an application number of 202210545672.5 and an application date of May 19, 2022, and claims the priority of the Chinese patent application. All the contents of the Chinese patent application are incorporated herein by reference into this application.

[0002] This application relates to the technical field of communications, and particularly to a data processing method, an electronic device, a computer storage medium, and a computer program product.

Background Art

[0003] In a digital communication system, a transmitting end performs channel encoding on an original information bit sequence to obtain an encoded bit sequence, then maps this encoded bit sequence to a constellation modulation symbol, and finally transmits the obtained constellation modulation symbol. In the channel, data transmission may be distorted by factors such as multipath, movement, noise, and interference. For example, the channel encoding may be forward error correction (FEC) encoding. Currently, in conventional encoding methods, in order to reduce the performance loss due to burst interference, modules such as sub-block interleaving, bit collection, and bit selection are added, improving the resistance to sudden fading and interference in the channel, but increasing the hardware complexity, and it is impossible to ensure the simplicity of passive IoT tag devices and the reliability of data transmission, which is accompanied by more energy consumption.

Summary of the Invention

Problems to be Solved by the Invention

[0004] Embodiments of this application provide a data processing method, an electronic device, a computer storage medium, and a computer program product that can ensure the simplicity of tag devices and the reliability of data transmission and reduce energy consumption. [Means for solving the problem]

[0005] In the first aspect, the embodiments of the present application are as follows: The steps include: error-correcting the acquired information bit sequence to obtain a first encoded bit sequence of the target length; The steps include repeatedly extending the first encoded bit sequence to obtain a second encoded bit sequence, The process includes the step of transmitting the second encoded bit sequence to the receiving side, The step of repeatedly extending the first encoded bit sequence to obtain a second encoded bit sequence is: For each first bit of the first encoded bit sequence, another first bit is repeatedly generated until a preset target number of times is reached, obtaining a bit sequence containing multiple first bits, and the second encoded bit sequence is sequentially generated based on each bit sequence, or The present invention provides a data processing method that includes the steps of repeatedly generating a first coded bit sequence of a different target length until a preset target number of times is reached, obtaining a plurality of the first coded bit sequences, and sequentially generating a second coded bit sequence based on the plurality of the first coded bit sequences.

[0006] In the second aspect, the embodiment of the present application is: The steps include receiving the second encoded bit sequence transmitted by the sender, The steps include processing the second encoded bit sequence, The second encoded bit sequence is obtained by the transmitting end performing a first or second operation on the first encoded bit sequence of target length, and the first encoded bit sequence is obtained by the transmitting end performing error-correction encoding on the information bit sequence acquired. The first operation includes repeatedly generating another first bit for each first bit of the first encoded bit sequence until a preset target number of times is reached, obtaining a bit sequence containing a plurality of first bits, and sequentially generating the second encoded bit sequence based on each bit sequence. The second operation further provides a data processing method that includes repeatedly generating another first coded bit sequence of a target length until a preset target number of times is reached, obtaining a plurality of the first coded bit sequences, and sequentially generating the second coded bit sequence based on the plurality of the first coded bit sequences.

[0007] In the third aspect, the embodiments of the present application are as follows: At least one processor, It includes at least one memory for storing at least one program, The present invention further provides an electronic device that, when executed by at least one of the aforementioned programs by at least one of the aforementioned processors, implements the data processing method described above.

[0008] In the fourth aspect, the embodiments of the present application are as follows: When executed by a processor, it further provides a computer-readable storage medium that stores a processor-executable program for realizing the data processing method described above.

[0009] In the fifth aspect, the embodiments of the present application are as follows: Further, the present invention provides a computer program product that includes a computer program or computer instruction, the computer program or computer instruction being stored in a computer-readable storage medium, the processor of a computer device reading the computer program or computer instruction from the computer-readable storage medium, and the processor executing the computer program or computer instruction, thereby causing the computer device to perform the above-described data processing method. [Effects of the Invention]

[0010] In the embodiment of this application, the acquired information bit sequence is error-corrected and encoded to obtain a first encoded bit sequence, the obtained first encoded bit sequence is repeatedly expanded to obtain a second encoded bit sequence, and this second encoded bit sequence is transmitted to the receiving side, which is a tag device. Since the desired second encoded bit sequence can be obtained by simply repeatedly expanding each bit of the first encoded bit sequence of target length or the entire first encoded bit sequence a predetermined target number of times, the receiving side can easily and simply receive and process this second encoded bit sequence, the entire processing process can be implemented easily and simply, hardware requirements can be reduced, that is, simplicity of the tag device and reliability of data transmission can be ensured and energy consumption can be reduced, and thus a technical gap in related methods can be filled. [Brief explanation of the drawing]

[0011] [Figure 1] This is a schematic diagram of an implementation environment for carrying out a data processing method according to one embodiment of the present invention. [Figure 2] This is a schematic diagram of an implementation environment for carrying out a data processing method according to another embodiment of the present invention. [Figure 3] This is a schematic diagram showing how forward error correction coding is used in IoT devices in an implementation environment for carrying out a data processing method according to one embodiment of the present invention. [Figure 4] This is a flowchart of a data processing method according to one embodiment of the present invention. [Figure 5] This flowchart shows a data processing method according to one embodiment of the present invention, in which an acquired information bit sequence is error-corrected and encoded to obtain a first encoded bit sequence of a target length. [Figure 6] This is a schematic diagram of a data processing method based on IoT communication according to one embodiment of the present invention. [Figure 7] This is a schematic diagram of a data processing method based on IoT communication according to another embodiment of the present invention. [Figure 8]It is a schematic diagram of a data processing method based on IoT communication according to another embodiment of the present application. [Figure 9] It is a flowchart for transmitting a second encoded bit sequence to a receiving side in a data processing method according to an embodiment of the present application. [Figure 10] It is a schematic diagram of data transmission using a backscattering principle based on IoT communication according to an embodiment of the present application. [Figure 11] It is a comparison diagram of the performance of a second encoded bit sequence corresponding to various preset target numbers according to an embodiment of the present application. [Figure 12] It is a flowchart of a data processing method according to another embodiment of the present application. [Figure 13] It is a flowchart of the processing of a second encoded bit sequence in a data processing method according to an embodiment of the present application. [Figure 14] It is a flowchart for obtaining a first encoded bit sequence by performing reverse iteration on a second encoded bit sequence in a data processing method according to an embodiment of the present application. [Figure 15] It is a flowchart for obtaining an information bit sequence by performing convolutional decoding on a first encoded bit sequence in a data processing method according to an embodiment of the present application. [Figure 16] It is a schematic diagram of an electronic device according to an embodiment of the present application.

Embodiments for Carrying Out the Invention

[0012] To make the object, technical solution, and advantages of the present application clearer, hereinafter, the present application will be described in more detail by referring to the drawings and embodiments. It should be understood that the specific embodiments described in this specification are only used to explain the present application and are not used to limit the present application.

[0013] Although the logical order is shown in the flowchart, the steps shown or described may, in some cases, be performed in a different order than that shown in the flowchart. The terms "first," "second," etc., in the specification and claims, as well as in the drawings above, are used to distinguish similar subjects, not to describe a specific order or priority.

[0014] This application provides a data processing method, an electronic device, a computer storage medium, and a computer program product. A data processing method according to one embodiment includes the steps of: obtaining a first encoded bit sequence of a target length by error-correcting encoding an acquired information bit sequence; obtaining a second encoded bit sequence by repeatedly expanding the first encoded bit sequence; and transmitting the second encoded bit sequence to a receiving side. The step of obtaining a second encoded bit sequence by repeatedly expanding the first encoded bit sequence includes repeatedly generating another first bit for each first bit of the first encoded bit sequence until a preset target number of times is reached, obtaining a bit sequence containing multiple first bits, and sequentially generating a second encoded bit sequence based on each bit sequence, or repeatedly generating a first encoded bit sequence of a different target length until a preset target number of times is reached, obtaining multiple first encoded bit sequences, and sequentially generating a second encoded bit sequence based on the multiple first encoded bit sequences. In this embodiment, an acquired information bit sequence is error-correcting encoded to obtain a first encoded bit sequence, the obtained first encoded bit sequence is repeatedly expanded to obtain a second encoded bit sequence, and this second encoded bit sequence is transmitted to a receiving side, which is a tag device. Since a desired second encoded bit sequence can be obtained simply by repeatedly extending each bit of a first encoded bit sequence of target length, or the entire first encoded bit sequence, a predetermined target number of times, the receiving end can easily and simply receive and process this second encoded bit sequence, enabling the entire processing process to be implemented simply and easily, lowering hardware requirements, that is, ensuring the simplicity of tag devices and the reliability of data transmission, and reducing energy consumption, thereby filling a technical gap in related methods.

[0015] The embodiments of this application will be further described below with reference to the drawings.

[0016] As shown in Figure 1, Figure 1 is a schematic diagram of an implementation environment for carrying out a data processing method according to one embodiment of the present invention.

[0017] In the example shown in Figure 1, the implementation environment includes, but is not limited to, a transmitter 100 and a receiver 200. Wireless signal transmission, reception, and related interactions are possible between the receiver 200 and the transmitter 100.

[0018] In one embodiment, the relative positions of the receiving side 200 and the transmitting side 100, as well as their number, may be set according to the specific application scenario. However, if there are multiple receiving sides 200 and different receiving sides 200 are set as described above, the wireless signal transmitted by the transmitting side 100 can be received at different spatial locations. Note that these spatial locations may be under different regional conditions.

[0019] In one embodiment, the transmitting side 100 and the receiving side 200 may include, but are not limited to, one of the following: base station (BS), access point (AP), node B, g node B (generalized node B), radio network controller (RNC), evolved node B (eNB), base station controller (BSC), base transceiver station (TF), transceiver function (TF), wireless router, wireless transceiver, basic service set (BSS), extended service set (ESS), or radio base station (RBS).

[0020] In one embodiment, the transmitting side 100 and the receiving side 200 may be referred to as an access terminal, user equipment (UE), subscriber unit, subscriber station, mobile station, mobile station, remote station, remote terminal, mobile device, user terminal, wireless communication device, user agent, or user equipment. For example, the transmitting side 100 may be a mobile phone, cordless phone, Session Initiation Protocol (SIP) phone, Wireless Local Loop (WLL) station, Personal Digital Assistant (PDA), handheld device with wireless communication capabilities, computing device or other processing device connected to a wireless modem, in-vehicle device, wearable device, terminal device in a 5G network or a future 5G or higher network, but this embodiment is not particularly limited thereto.

[0021] In one embodiment, the implementation environment for carrying out the data processing method of this embodiment may be, but is not limited to, several networks that can automatically adapt to wireless communication devices, such as the Internet of Things (IoT). The transmitting side 100 and the receiving side 200 may be devices that communicate via IoT (e.g., machine-type communication devices), and may include, but is not limited to, various sensors, water meters, electricity meters, product tags, item data tags, etc.

[0022] In some scenarios, IoT devices have low battery power, and these devices may have applications with very low throughput data volumes, but they need to consume very little energy to facilitate very long-term communication without battery replacement. Alternatively, an IoT device could be a passive IoT device that does not require energy storage by battery, but transmits a signal to a receiver 200 (e.g., a base station) directly by reverse scattering, with a tag (Tap) collecting energy and reverse scattering the signal back to the receiver 200. This device can then transmit a signal to a base station for mobile communications (e.g., Node B or Node G) within a permitted frequency spectrum, or access an existing cellular mobile network.

[0023] In some scenarios, this IoT device may also be able to communicate using unauthorized frequency spectrum.

[0024] In some scenarios, this IoT device transmits data using an impedance network, exhibiting different data signals depending on the differences in impedance network parameters.

[0025] In some scenarios, this IoT device can improve the reliability of data transmission by forward error correction coding the data that needs to be transmitted. For example, by forward error correction coding the raw data that needs to be transmitted, coverage can be increased or transmission energy can be reduced. Here, forward error correction coding may be, but is not limited to, Hamming coding, polarization coding, low-density parity-check coding, Reed-Solomon coding, convolutional coding, or turbo coding.

[0026] As shown in Figure 2, Figure 2 is a schematic diagram of an implementation environment for carrying out a data processing method according to another embodiment of the present application.

[0027] In Figure 2, this implementation environment includes a base station 210 (i.e., a receiver 200), various types of UEs (including 120, 130, and 140 in Figure 2, i.e., a transmitter 100), and a core network 300. Here, the various types of UEs may also be IoT devices for transmitting data to the base station 210 after various information gathering and forward error-corrected encoding of the data information. The base station 210 communicates with the various UEs and the core network 300, and the core network 300 can provide functions such as access permission, user authentication, Internet Protocol connectivity, tracking, and other access, routing, or mobility management. The various types of UEs may be distributed throughout the implementation environment, each UE may be stationary or mobile, and the various types of UEs can communicate with various types of base station 210 and network equipment (including macro eNBs, small cell eNBs, and relay base stations, etc.).

[0028] Examples of IoT device applications include, but are not limited to, smart meters, inventory monitoring, water level monitoring, temperature monitoring, equipment monitoring, medical monitoring, wildlife monitoring, weather and geographical event monitoring, fleet management and tracking, remote security sensing, physical access control, and transaction-based commercial billing.

[0029] As shown in Figure 3, Figure 3 is a schematic diagram of an IoT device 800 using forward error correction coding in an implementation environment. Here, the IoT device 800 may include, but is not limited to, a data coding processing module 810 and a transmitter 820. The IoT device may also include a processor and memory that perform data processing operations, such as storing necessary parameter data and information bit sequences, performing forward error correction coding on input information bit sequences, and sequentially transmitting the coded data. Each component of the IoT device 800 can communicate with each other, and the transmitter 820 may include a single antenna or multiple antennas.

[0030] The transmitting side 100 has at least the function of obtaining a first encoded bit sequence by error-correcting encoding the information bit sequence, the function of obtaining a second encoded bit sequence by repeatedly expanding the first encoded bit sequence, and the function of transmitting the second encoded bit sequence to the receiving side 200.

[0031] The receiver 200 has at least the function of receiving a second coded bit sequence transmitted by the transmitter 100 and processing this second coded bit sequence, where the second coded bit sequence is obtained by the transmitter 100 repeatedly expanding the first coded bit sequence, and the first coded bit sequence is obtained by the transmitter 100 error-correcting coded the information bit sequence acquired.

[0032] In one embodiment, the above-described functions of the transmitting side 100 and the receiving side 200 can be applied to a variety of application scenarios, and are not limited thereto.

[0033] This implementation environment can be applied to 5G, 6G communication network systems and subsequent evolving mobile communication network systems, and this embodiment is not particularly limited thereto.

[0034] The implementation environments shown in Figures 1, 2, and 3 are not limiting to the embodiments of this application and may include more or fewer components than those shown, or may involve combinations of specific components or different arrangements of components.

[0035] Based on the above implementation environment, each embodiment of the data processing method of the present invention is shown below.

[0036] As shown in Figure 4, Figure 4 is a flowchart of a data processing method according to one embodiment of the present invention, and this data processing method may include, but is not limited to, steps S110 to S130.

[0037] Step S110: The acquired information bit sequence is error-corrected and encoded to obtain a first encoded bit sequence of the target length.

[0038] In one embodiment, the entity executing the data processing method in this embodiment may be the transmitter 100 in the embodiment shown in Figure 1, the UE in the embodiment shown in Figure 2, or the IoT device 400 in the embodiment shown in Figure 3, but is not limited to these. Alternatively, a person skilled in the art may select and set the corresponding entity according to the actual application scenario, and this embodiment does not limit this. In order to more simply explain the application scenarios and principles of the present invention, in each of the following related embodiments, the transmitter will be described as the entity executing the data processing method, but this should not be understood as limiting the embodiments of the present invention.

[0039] In this step, the acquired information bit sequence is error-corrected and encoded to obtain a first encoded bit sequence, which facilitates further processing of this first encoded bit sequence in a later step to obtain a new encoded bit sequence.

[0040] In one embodiment, there may be various methods for obtaining the information bit sequence, and those skilled in the art may select one according to the actual application scenario, and are not particularly limited here.

[0041] In one embodiment, error correction coding is performed. Low-density parity check coding (LDPC), Polarization coding and, Reed-Solomon RS coding and, Tail-biting convolutional coding, Engineer coding and It includes BCH coding and at least one of the following.

[0042] The LDPC code is determined by a low-density parity check matrix, and the information bit sequence is encoded by the parity check matrix to obtain the LDPC encoded bit sequence. In one example, the parity check matrix of the LDPC code may be determined by one or more basis matrices having dimensions of 42 x 52 or 46 x 68, which include elements representing an all-zero square matrix and elements representing a cyclic shift of the unit sequence.

[0043] The polar code, or polarization code, is a linear block code proposed based on channel polarization theory. In one example, the polar code is defined by the nth Kronecker product of a matrix G, which is a 2x2 matrix. In one example, G = [1 0; 1 1].

[0044] The aforementioned RS codes, or Reed-Solomon codes, may also be called Reed-Solomon codes. This coding method allows for coding that maximizes the minimum distance, and therefore RS coding has a very high ability to correct burst errors. In one example, an RS code of code length n1 and information length k1 is defined by a generator polynomial, and any codeword polynomial output by RS coding is divisible by the generator polynomial. In one example, n1 is 2 to the power of m minus 1, where m is one of 4, 5, 6, 7, 8, 9, or 10.

[0045] The BCH code is a cyclic code capable of correcting multiple random errors, and is a binary linear cyclic code independently discovered by Bose, Chaudhuri, and Hocquenghem, named after the first letters of their names. In one example, the BCH code is determined by a generating polynomial, which is determined by a plurality of primitive polynomials.

[0046] The turbo code is a parallel cascaded convolutional code, meaning that two or more component codes are connected in parallel, and the turbo code output may be a system code. In one embodiment, the turbo is a turbo coding method defined in the LTE (Long Term Evolution) system, which includes a bidirectional component code and a system bit, and has a mother code rate of 1 / 3. Here, the LDPC code is determined by a low-density parity check matrix, and the information bit sequence is coded by the parity check matrix to obtain an LDPC coded bit sequence. The polar code is a linear block code proposed based on channel polarization theory, and polar coding can output a coded bit sequence of S bits per input bit, where S is a positive integer.

[0047] Here, when performing tail-biting convolutional coding on the acquired information bit sequence, the decoding performance of tail-biting convolutional coding can be improved if the leading state and tail state of the convolutional coding codeword trellis are the same. For example, although not limited to this, first, the v-1 bits of the tail of the information bit sequence are sequentially stored in the convolutional code register, then all bits of the information bit sequence are sequentially shifted bit by bit, stored in the register, coded, and the first coded bit sequence is obtained.

[0048] The specific error correction coding method can be selected and configured according to the specific application scenario, but this embodiment is not limited to that.

[0049] As shown in Figure 5, step S110 will be further described in one embodiment of the present invention. Step S110 may include, but is not limited to, step S1101.

[0050] Step S1101: For every second bit of the acquired information bit sequence, the second bit is convolved to obtain a first encoded bit sequence of the target length.

[0051] In this step, a first coded bit sequence of the target length can be obtained by sequentially selecting one bit from the acquired information bit sequence and convolving it. In other words, by convolving each bit of the information bit sequence in this way, a first coded bit sequence of the target length corresponding to each bit can be obtained, thereby facilitating further processing of the desired first coded bit sequence in a later step. For example, by convolving the k-th bit of the information bit sequence, a first coded bit sequence of target length n bits {c0, c1, c2, ..., cn-1} can be obtained, where k = 0, 1, 2..., n-1.

[0052] Step S120: The first encoded bit sequence is repeatedly expanded to obtain the second encoded bit sequence.

[0053] In one embodiment, the step of repeatedly extending the first encoded bit sequence to obtain a second encoded bit sequence is: For each first bit of the first encoded bit sequence, another first bit is repeatedly generated until a predetermined target number of times is reached, obtaining a bit sequence containing multiple first bits, and then the second encoded bit sequence is sequentially generated based on each bit sequence, or The process includes repeatedly generating a first coded bit sequence of a different target length until a predetermined target number of times is reached, obtaining a plurality of first coded bit sequences, and sequentially generating a second coded bit sequence based on the plurality of first coded bit sequences.

[0054] In this step, a second coded bit sequence that satisfies the coding requirements can be obtained by repeatedly extending the first coded bit sequence, that is, by extending itself based on the original first coded bit sequence. For example, if a first coded bit sequence of length n bits {c0, c1, c2, ..., cn-1} is obtained by error-correct coding the k-th bit of the information bit sequence, a second coded bit sequence of length n × q bits can be obtained by repeatedly extending the first coded bit sequence q times as predetermined. Specifically, the purpose of repeated coding can be achieved without consuming extra energy by repeatedly extending each first bit of the first coded bit sequence individually, or by repeatedly extending the entire first coded bit sequence. In other words, by repeatedly extending as described above, it is not necessary to perform operations such as subblock interleaving, bit collection, and bit selection as in conventional convolution coding, and the purpose of repeated coding can be achieved by performing bit extension or bit sequence extension more easily. For example, by repeatedly expanding each bit of the first coded bit sequence {c0, c1, c2, ..., cn-1} q times, a second coded bit sequence of length n × q bits {[c0, c0, ..., c0], [c1, c1, ..., c1], ..., [cn-1, cn-1, ..., cn-1]} can be obtained, or by repeatedly expanding the entire first coded bit sequence {c0, c1, c2, ..., cn-1} q times, a second coded bit sequence of length n × q bits {[c0, c1, c2, ..., cn-1], [c0, c1, c2, ..., cn-1], ..., [c0, c1, c2, ..., cn-1]} can be obtained.

[0055] In one embodiment, the target length is The predetermined target number of times, The predetermined number of target impedance networks, The constraint length of error correction coding, The length of the information bit sequence, It is determined by upper-layer configuration signaling and at least one of the following.

[0056] In one embodiment, the target length n includes at least one of 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, and 12.

[0057] In one embodiment, the constraint length v of the convolutional coding includes at least one of 7, 8, 9, 10, and 11.

[0058] In one embodiment, the number of target impedance networks includes at least one of 2, 4, 8, 16, or 32.

[0059] The following provides a specific example to illustrate the principle and flow of the above embodiment. Example 1

[0060] Referring to Figures 6 and 7, Figure 6 shows a schematic diagram of a data processing method based on convolutional coding in IoT communication according to this embodiment, and Figure 7 shows a schematic diagram of another data processing method based on convolutional coding in IoT communication according to this embodiment.

[0061] As shown in Figure 6, the k-th bit of the information bit sequence 410 enters the convolutional encoding 420, which outputs n bits, and these n bits constitute an encoded bit sequence 430 such as {c0, c1, c2, ..., cn-1}, which then enters the iterative expansion operation 440 to obtain a second encoded bit sequence 450 such as {[c0, c0, ..., c0], [c1, c1, ..., c1], ..., [cn-1, cn-1, ..., cn-1]}. Here, in one embodiment, the corresponding number of iterative expansions q in the iterative expansion operation 440 (i.e., a preset target number) is equal to 6. The advantages of using this method for repeated expansion operations are that the sender can directly and repeatedly transmit the encoded bits output by convolution coding, making it very simple and efficient, and the hardware implementation is extremely easy. Furthermore, the receiver can calculate the corresponding first bit soft information data in the first encoded bit sequence each time it receives q consecutive data pieces, eliminating the need for caching, resulting in low hardware complexity and easier implementation.

[0062] As shown in Figure 7, the k-th bit of the information bit sequence 510 enters the convolutional encoding 520, outputting n bits, which constitute an encoded bit sequence 530 such as {c0, c1, c2, ..., cn-1}, then enters the repeating expansion operation 540 to obtain a second encoded bit sequence 550 such as {[c0, c1, c2, ..., cn-1], [c0, c1, c2, ..., cn-1], ..., [c0, c1, c2, ..., cn-1]}. The advantage of performing this repeating operation is that, by the transmitting side continuously transmitting the encoded bit sequence, the probability of occurrence of "0" and "1" in the first encoded bit sequence is approximately equal, thus improving the randomness of the transmitted signal, widening the signal coverage, and being easy to implement in hardware. In one embodiment, the corresponding number of repeating expansions q (i.e., a preset target number) in the repeating expansion operation 540 is equal to 6.

[0063] If the specific numerical value of q is determined by upper-layer signaling, that is, if a predetermined target number of iterations q is determined, then the specific numerical value of the number of component codes n in the convolutional coding 410 in Figure 6 or the convolutional coding 510 in Figure 7 can be determined from q.

[0064] In one embodiment, the operation of the method shown in Figure 6 or Figure 7 may be performed by the data encoding processing module 410 shown in Figure 3. The IoT device (or UE) can execute a set of code that controls the functional elements of the IoT device (or UE) to perform the corresponding data processing function.

[0065] In one embodiment, the preset target number of times is Target length and, The predetermined number of target impedance networks, The constraint length of error correction coding, The length of the information bit sequence, It is determined by upper-layer configuration signaling and at least one of the following.

[0066] Here, the pre-set target number of repetitions may include, but is not limited to, at least one of 4, 5, 6, 7, 8, 12, 16, 24, 32, 48, or 64. The generated second encoded bit sequence can be repeatedly transmitted by the IoT device (or UE), thereby increasing the robustness of data reception at the receiving end. By selecting the pre-set target number of repetitions from two or more integers, the scheduling flexibility of the IoT device (or UE) can be increased. For example, if wireless resources are insufficient in the current scenario, the pre-set target number of repetitions may be reduced, while if scenario interference is significant, the pre-set target number may be increased, thereby improving the reliability and flexibility of data transmission.

[0067] Here, the target length n is the number of component codes in the convolutional coding, and Figure 8 shows a schematic diagram of a data processing method using convolutional coding in IoT communication. As shown in Figure 8, the constraint length v of the convolutional coding is 7, and the number of corresponding shift registers is the constraint length minus 1, so Figure 8 contains 6 shift registers 610. In some examples, the constraint length v of the convolutional coding may be equal to other numbers such as 8, 9, 10, or 11, but is not limited to these. In the example in Figure 8, the target length n = 12 (the number of component codes in the convolutional coding is 12; that is, the convolutional coding has 12 coded outputs), and that is, the first coded bit sequence 620 is {c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11}, and each bit is obtained by coding with one generator polynomial. For example, referring to Table 1 below, Table 1 is a table of example generator polynomials for all bits of the first coded bit sequence corresponding to the constraint length 7 of the convolutional coding, where the generation of c0 is obtained by the generator polynomial G0, which is expressed as G0=133 in octal and the corresponding binary is 001 101 101, and the generation of c1 is obtained by the generator polynomial G1, which is expressed as G0=171 in octal and the corresponding binary is 001 111 001.

[0068] [Table 1]

[0069] In one embodiment, when the constraint length v=9 for the corresponding convolutional coding, the output coded bit sequence contains 12 bits, i.e., the number of component codes for the convolutional coding is equal to 12. As shown in Table 2, this is a table of example generating polynomials for all bits of the first coded bit sequence corresponding to a constraint length of 9 for convolutional coding.

[0070] [Table 2]

[0071] In another embodiment, if the first encoded bit sequence contains 2 bits and the constraint length of the corresponding convolutional coding is 7, the corresponding generator polynomials are G0 and G1 in Table 1, and the output encoded bit sequence is {c0, c1}. Alternatively, if the encoded bit sequence contains only 6 bits and the constraint length of the corresponding convolutional coding is 7, the corresponding generator polynomials are G0 to G5 in Table 1, and the output encoded bit sequence is {c0, c1, c2, c3, c4, c5}. A longer encoded bit sequence length, i.e., a lower code rate for the corresponding convolutional coding, yields better encoding gain. Therefore, for the same energy transmission, a lower code rate is advantageous for enhancing signal coverage in IoT devices. Conversely, a shorter target length (i.e., a higher code rate) results in fewer component codes in the convolutional coding, reducing the complexity of convolutional coding and decoding, and simplifying the implementation of the corresponding IoT device.

[0072] In another embodiment, if the constraint length of the corresponding convolutional coding is 7, the corresponding generating polynomial includes at least two of the generating polynomials in Table 1, i.e., at least two of 133, 171, 165, 117, 135, 157, 123, and 173. In one example, the constraint length of the corresponding convolutional coding is 9, and the corresponding generating polynomial includes at least two of the generating polynomials in Table 2, i.e., at least two of 561, 753, 715, 517, 675, 513, 657, 745, and 473.

[0073] In another embodiment, if the constraint length of the corresponding convolutional coding is 7 and the number of component code packets of the convolutional coding is 6, the corresponding generator polynomials are G0 to G5 in Table 1, i.e., the generator polynomials G0 to G5 are 133, 171, 165, 117, 135, and 157, respectively, and the corresponding output coded bit sequence is {c0, c1, c2, c3, c4, c5}. In one example, if the constraint length of the corresponding convolutional coding is 9 and the number of component code packets of the convolutional coding is 6, the corresponding generator polynomials are G0 to G5 in Table 2, i.e., the generator polynomials G0 to G5 are 561, 753, 715, 517, 675, and 513, respectively, and the corresponding output coded bit sequence is {c0, c1, c2, c3, c4, c5}. The coding rate corresponding to the number of component codes in convolutional coding being 6 is 1 / 6. At this time, the coding gain of convolutional coding is maximized, and if the transmission code rate (i.e., the ratio of the length of the information bit sequence to the length of the second coding bit sequence) is less than 1 / 6, this can be achieved by repeating the first coding bit sequence. To achieve a lower transmission code rate (less than 1 / 6) than convolutional coding using a larger number of component codes (e.g., more than 6), the complexity of decoding can be reduced without compromising decoding performance by repeating convolutional coding with 6 component codes.

[0074] In one embodiment, the constraint length of the convolutional coding determines the number of states in the codeword trellis, where the number of states in the codeword trellis is equal to 2 to the power of v-1, where v is the constraint length of the convolutional coding. In Viterbi decoding of a convolutional coding, a larger number of states increases the complexity of decoding, and a larger number of path metrics and living paths requiring caching increases the amount of metric calculation, which means higher decoding complexity. However, a longer constraint length increases the minimum code distance of the convolutional coding, improving the performance of the corresponding convolutional coding. In one example, the constraint length of the convolutional coding may further include at least one of 8, 10, or 11.

[0075] Step S130: Send the second encoded bit sequence to the receiver.

[0076] In this step, the acquired information bit sequence is error-corrected and encoded to obtain a first encoded bit sequence, the obtained first encoded bit sequence is repeatedly expanded to obtain a second encoded bit sequence, and this second encoded bit sequence is transmitted to the receiving side, which is a tag device. Since the desired second encoded bit sequence can be obtained by simply repeatedly expanding each bit of the first encoded bit sequence of target length, or the entire first encoded bit sequence, for a predetermined target number of times, the receiving side can easily and simply receive and process this second encoded bit sequence, the entire processing process can be implemented easily and simply, hardware requirements can be lowered, that is, simplicity of tag devices and reliability of data transmission can be ensured, energy consumption can be reduced, and thus a technical gap in related methods can be filled.

[0077] As shown in Figure 9, step S130 will be further described in one embodiment of the present invention. Step S130 may include, but is not limited to, steps S1301 to S1302.

[0078] Step S1301: Determine the target impedance network from the second coded bit sequence.

[0079] Step S1302: The second encoded bit sequence is transmitted to the receiver via the target impedance network.

[0080] In this step, the relevant target impedance network is determined by the second encoded bit sequence to facilitate the transmission of the second encoded bit sequence to the receiver based on the target impedance network. By adjusting the capacitance parameters of the impedance network, the user can achieve various circuit tuning frequencies such that the frequency of the transmitted signal changes with changes in the circuit capacitance value, and can also achieve signal modulation such as frequency shift keying. Therefore, by transmitting the second encoded bit sequence to the receiver with a target impedance network that meets the requirements, a better signal transmission effect can be achieved.

[0081] In one embodiment, the number of target impedance networks is Target length and, The predetermined target number of times, The constraint length of error correction coding, The length of the information bit sequence, It is determined by upper-layer configuration signaling and at least one of the following.

[0082] The following are specific examples illustrating the principles and flows of each of the above embodiments. Example 2

[0083] Figure 10 shows a schematic diagram of data transmission using the backscattering principle in IoT communication. In Figure 10, the IoT device 740 can collect energy or receive signal data by receiving a carrier signal 720 transmitted from the base station 710 and transmitting an electromagnetic wave signal 730 to the base station 710. The IoT device 740 includes an impedance network 7402, an impedance network selection control module 7404, a data encoding processing module 7406, and a transmitting antenna 7408. Here, the impedance network 7402, impedance network selection control module 7404, and transmitting antenna 7408 in Figure 10 can constitute the transmitter 420 in Figure 4, where the IoT device may be an UE and the carrier signal may be an excitation source signal.

[0084] In the IoT device 740, the impedance network selection control module 7404 selects an impedance network based on a second coded bit sequence output by the data coding processing module 7406, and adjusts the capacitance of the impedance network to realize various circuit tuning frequencies such that the frequency of the transmitted signal changes with the change in the circuit capacitance value, thereby realizing signal modulation such as frequency shift keying. In one embodiment, the impedance network 7402 includes t types of impedance networks, which are selected according to the second coded bit sequence, and any two of the t types of impedance networks have different parameters. Here, the parameters of the impedance network may include at least one of resistance, capacitance, and inductance values.

[0085] Specifically, in one embodiment, two types of impedance networks are included, each with different parameters and controlled by a single bit in the second coded bit sequence. For example, if this bit is "0", impedance network 0 is selected, and if it is "1", impedance network 1 is selected. In another example, four types of impedance networks are included, each with different parameters and controlled by two consecutive bits in the second coded bit sequence. For example, if these two bits are "00", impedance network 0 is selected, if they are "01", impedance network 1 is selected, if they are "10", impedance network 2 is selected, and if they are "11", impedance network 3 is selected. In this way, it is also possible to control using more bits, although this will not be explained here.

[0086] In one embodiment, the number of impedance networks in impedance network 7402 is equal to 2 to the power of a, where a is a positive integer. That is, the impedance networks are selected in the impedance network selection control module 7404 based on the state of bit a in the second encoded bit sequence, where a is at least one of 1, 2, 3, 4, or 5. a or the number of impedance networks t is determined by at least one of the following parameters: the length of the information bit sequence, the target length n, a preset target number q, and the control signaling of the upper layer. Having multiple impedance network options can reduce interference between the transmitted signals of each IoT device. For example, in a large-scale Internet of Things, it is necessary to acquire information from many IoT devices at once. In this case, different IoT devices can select different impedance networks to transmit data. The more available impedance networks there are, the more a person skilled in the art can reduce interference between the transmitted signals of different IoT devices by performing a certain control selection.

[0087] In one embodiment, the target length of the convolutional coding output by the convolutional coding 420 in Figure 6 or the convolutional coding 520 in Figure 7 is n, that is, the number of component codes in the convolutional coding is n, and the specific numerical value of n is determined by upper-layer signaling. After the number of component codes n is determined, a specific numerical value of a predetermined target number of times q is performed in accordance with the number of component codes n is determined, in which case the repeating expansion operation 440 in Figure 6 or the repeating expansion operation 540 in Figure 7 is performed.

[0088] In one embodiment, the target length n of the convolutional coding output by the convolutional coding 420 in Figure 6 or the convolutional coding 520 in Figure 7 is determined by the length of the information bit sequence. Specifically, the number of component codes n1 corresponding to the information bit sequence length being K1 and the number of component codes n2 corresponding to the information bit sequence length being K2 satisfy at least one of the following conditions: 1. If K1 is greater than K2, then n1 is greater than or equal to n2; 2. If K1 is greater than K2, then n1 is less than or equal to n2.

[0089] In one embodiment, the preset target number of repetitions q for the repetition expansion operation 440 in Figure 6 or 540 in Figure 7 is determined by the length K of the information bit sequence. The second coded bit sequence obtained in Figure 6 or Figure 7 is transmitted in relation to the impedance network in Figure 10, and the number of impedance networks is determined by at least one of the following parameters: target length, number of component codes n for convolutional coding, preset target number q, and length K of the information bit sequence. The number of impedance networks can also be configured by upper-layer configuration signaling.

[0090] In one embodiment, if there are multiple target impedance networks determined, the network parameters of any two target impedance networks are not identical, thereby ensuring that the characteristics of the different target impedance networks are different from each other. Thus, in certain application scenarios, it is possible to operate each target impedance network in combination, thereby allowing for further adaptation to various complex scenarios. Example 3

[0091] The following is a concrete example illustrating the specific flow of how to determine several relevant parameters in a data processing method, such as the pre-set target number of operations q and target length n.

[0092] The coding and decoding complexity of convolutional coding is directly correlated with the number of component codes n (i.e., the target length n), and the specific value of n can be determined by a preset target number q. For example, in an Internet of Things communication system including different UEs, each UE may support a different preset target number q, and if the total number of bits to be transmitted is Y and the preset target number in the system configuration or upper-layer signaling configuration is q, then the number of component codes n may be determined by the preset target number q, the length K of the information bit sequence, and the total number of bits transmitted Y. Specifically, in one embodiment, it is calculated using the following formula.

number

[0093] Here, the function(x) represents the smallest integer greater than or equal to x, the integer obtained by rounding x, or the largest integer less than or equal to x. The total number of bits Y may be the length of the second encoded bit sequence. Here, if the length K of the information bit sequence is an integer greater than 1 and less than or equal to 512, the length K of the information bit sequence is equal to all integers between 24 and 512 with intervals of 8. The length K of the information bit sequence is at least one of 24, 64, 96, 128, 192, 256, 288, 384, and 512. The number of component codes n can be determined by the length K of the information bit sequence. The advantage of this setting is that, if the total number of bits Y transmitted is constant, a relatively reasonable value for the number of component codes n can be adopted, thereby reducing energy consumption for encoding or decoding. Furthermore, if the number of component codes n determined as described above is greater than the number of generating polynomials for the convolutional coding, then the number of component codes n is equal to the number of generating polynomials for the convolutional coding, meaning that both the number of generating polynomials and the generating polynomials for the convolutional coding may be defined uniformly in advance.

[0094] In one embodiment, the specific numerical value of the number of component codes n is determined by a preset target count q. For example, there are four preset target counts: 4, 8, 16, and 24. These preset target counts are generated by upper-layer signaling, and after the IoT device obtains the preset target count q, it determines the number of component codes n based on the corresponding Table 3 as follows.

[0095] [Table 3]

[0096] In one embodiment, the combination of a preset target count q and the number of component codes n may be directly indicated by signaling, such as 2-bit signaling. The advantage of this configuration is that signaling overhead can be reduced. Since signaling generally occupies more resources in communication, compressing the signaling can improve the robustness of the communication system. Example 4

[0097] In one embodiment, the specific numerical value of the preset target number of repetitions q is determined by the number of component codes n. For example, if the total number of bits to be transmitted is Y, and an external system or higher-layer signaling constitutes the number of component codes n, the preset target number of repetitions q can be determined by the number of component codes n, the length K of the information bit sequence, and the total number of bits to be transmitted Y. Specifically, it is calculated using the following formula.

number

[0098] Here, the function(x) represents the smallest integer greater than or equal to x, the integer obtained by rounding x, or the largest integer less than or equal to x. The length K of the information bit sequence and the total number of bits Y transmitted can be obtained by an external system configuration or a higher-layer signaling configuration.

[0099] In one embodiment, the specific numerical value of the pre-set target number of repetitions q is determined by the number of component codes n. For example, there are four types of component codes: 4, 7, 9, and 11. The number of component codes is configured and selected by upper-layer signaling, and after the IoT device obtains a specific value of n, the pre-set target number of repetitions q is determined according to the following correspondence table 4.

[0100] [Table 4]

[0101] In one embodiment, the combination of the number of component codes n and a preset target count q may be directly indicated by signaling, such as 2-bit signaling. The signaling may be RRC signaling, MAC signaling, or DCI signaling, etc. Example 5

[0102] In the communication system shown in Figure 10, the IoT device 740 needs to transmit a signal 730 to the base station 710 and transmit an information bit sequence of K bits in length. The length of the information bit sequence is also called the transmission block size. When only two impedance networks are selected, i.e., when t=2, if the current bit of the second coded bit sequence is "0", the 0th impedance network is selected, and if it is "1", the 1st impedance network is selected. In one example, the second coded bit sequence has 7 component codes for convolution coding in the data coding processing module, a preset target count of 6, and a total number of bits to be transmitted of Y. The impedance network selection control module 7404 selects the corresponding impedance network according to the control of the second coded bit sequence and transmits the signal 730 to the base station 710 by backscattering.

[0103] Figure 11 shows a schematic diagram comparing the performance of the second encoded bit sequence at different preset target counts, where the length of the information bit sequence is K=64 and the length of the second encoded bit sequence is Y=3648. Here, the horizontal axis of Figure 11 is the additive white Gaussian noise (AWGN) signal-to-noise ratio (SNR), and the vertical axis is the block error rate (BLER), with the BLER curve being better the further to the left it is. The five BLER curves shown in Figure 11 represent preset target counts (Rep) of 5, 6, 8, 12, and 16, respectively. It can be seen that the second encoded bit sequence performs better when the preset target count is 6.

[0104] As shown in Figure 12, Figure 12 is a flowchart of a data processing method according to another embodiment of the present invention, which may include, but is not limited to, steps S210 to S220.

[0105] Step S210: Receive the second encoded bit sequence sent by the sender.

[0106] Step S220: Process the second encoded bit sequence.

[0107] Here, the second encoded bit sequence is obtained by the transmitting end performing a first or second operation on the first encoded bit sequence of target length, and the first encoded bit sequence is obtained by the transmitting end performing error-corrected encoding on the acquired information bit sequence.

[0108] The first operation includes repeatedly generating another first bit for each first bit of the first encoded bit sequence until a predetermined target number of times is reached, obtaining a bit sequence containing multiple first bits, and sequentially generating a second encoded bit sequence based on each bit sequence. The second operation includes repeatedly generating a first coded bit sequence of a different target length until a predetermined target number of times is reached, obtaining a plurality of first coded bit sequences, and sequentially generating a second coded bit sequence based on the plurality of first coded bit sequences.

[0109] In one embodiment, the entity executing the data processing method in this embodiment may be the receiving side 200 in the embodiment shown in Figure 1, or the base station 210 in the embodiment shown in Figure 2, but is not limited to these. Those skilled in the art can select and set the corresponding entity depending on the actual application scenario, and this embodiment does not limit this. In order to more simply explain the application scenarios and principles of the present invention, in the following related embodiments, the receiving side is described as the entity executing the data processing method, but this should not be understood as limiting the embodiments of the present invention.

[0110] In this step, the transmitting side errors-corrects and encodes the acquired information bit sequence to obtain a first encoded bit sequence, repeatedly expands the obtained first encoded bit sequence to obtain a second encoded bit sequence, and transmits this second encoded bit sequence to the receiving side, which is a tag device. In other words, the transmitting side can obtain the desired second encoded bit sequence simply by repeatedly expanding each bit of the first encoded bit sequence of target length, or the entire first encoded bit sequence, a predetermined target number of times. Therefore, the receiving side can easily and simply receive and process this second encoded bit sequence, the entire processing process can be implemented easily and simply, hardware requirements can be lowered, that is, simplicity of tag devices and reliability of data transmission can be ensured, energy consumption can be reduced, and thus a technical gap in related methods can be filled.

[0111] As shown in Figure 13, step S220 will be further described in one embodiment of the present invention.

[0112] Step S220 may include, but is not limited to, steps S221 to S222.

[0113] Step S221: The second encoded bit sequence is reverse-processed to obtain the first encoded bit sequence.

[0114] Step S222: The first encoded bit sequence is convolved and decoded to obtain the information bit sequence.

[0115] In this step, the received second coded bit sequence can be sequentially reverse-processed and convolutionally decoded to restore the second coded bit sequence to the original information bit sequence. This allows for understanding the origin and content of the information bit sequence, and enables a more accurate and reliable understanding of the performance of both the second coded bit sequence and the information bit sequence.

[0116] As shown in Figure 14, step S221 will be further described in one embodiment of the present invention. Step S221 may include, but is not limited to, step S2210.

[0117] Step S2210: The second encoded bit sequence is reverse-processed based on a predetermined target length and a predetermined target number of repetitions to obtain the first encoded bit sequence.

[0118] In this step, the second encoded bit sequence is reverse-processed based on a predetermined target length and a predetermined target number of repetitions to obtain the first encoded bit sequence, that is, the first encoded bit sequence can be further intermediated by the above restoration operation.

[0119] In one embodiment of the present invention, step S221 will be described further. Step S221 is If the second encoded bit sequence includes multiple bit sequences, and each bit sequence includes multiple first bits, the steps include: extracting multiple first bits from each bit sequence within the second encoded bit sequence, and sequentially generating the first encoded bit sequence based on the multiple first bits; If the second encoded bit sequence includes multiple first encoded bit sequences, the process may include, but is not limited to, at least one of the following steps: splitting and combining the second encoded bit sequence to obtain the first encoded bit sequence.

[0120] In this step, one method is to obtain the first encoded bit sequence by extracting and combining each bit sequence of the second encoded bit sequence, thereby better relating each bit sequence of the second encoded bit sequence, and the resulting first encoded bit sequence can better embody its characteristics. Another method is to obtain the first encoded bit sequence by splitting and combining the second encoded bit sequence, thereby better relating each bit sequence of the first encoded bit sequence of the second encoded bit sequence, and the resulting first encoded bit sequence can better embody its characteristics.

[0121] As shown in Figure 15, step S222 will be further described in one embodiment of the present invention.

[0122] Step S222 may include, but is not limited to, step S2220.

[0123] Step S2220: Based on a predetermined target length, an error correction coding constraint length, and the length of the information bit sequence, the first coded bit sequence is convolved and decoded to obtain the information bit sequence.

[0124] In this step, by predetermining the length of the first encoded bit sequence, the constraint length of the convolutional coding, and the length of the information bit sequence, it becomes easier to obtain the information bit sequence by convolutional decoding the first encoded bit sequence based on the length of the first encoded bit sequence, the constraint length of the convolutional coding, and the length of the information bit sequence. In other words, the above restoration operation can then provide an even more initialized information bit sequence.

[0125] In one embodiment of the present invention, step S210 will be described further. Step S210 may include, but is not limited to, step S211.

[0126] Step S211: Receive the second coded bit sequence transmitted by the transmitting end, according to the predetermined number of target impedance networks.

[0127] In this step, by predetermining the number of target impedance networks involved, it is made easier to receive the second coded bit sequence transmitted by the transmitting end based on the number of target impedance networks. That is, the above restoration operation ensures stable and reliable reception of the second coded bit sequence transmitted by the transmitting side. For example, if there are multiple target impedance networks, the parameters of any two target impedance networks may not be identical. In this case, one desired target impedance network can be selected from among the multiple target impedance networks.

[0128] In one embodiment, the method for pre-determining each parameter in each of the above embodiments is not limited and may be determined, for example, by controlling transmission based on an external operating system, or by upper-layer signaling management, or by pre-determining according to the actual application scenario.

[0129] In one embodiment, the target length is The predetermined target number of times, The predetermined number of target impedance networks, The constraint length of error correction coding, The length of the information bit sequence, It is determined by upper-layer configuration signaling and at least one of the following.

[0130] In one embodiment, the predetermined target number of times is: Target length and, The predetermined number of target impedance networks, The constraint length of error correction coding, The length of the information bit sequence, It is determined by upper-layer configuration signaling and at least one of the following.

[0131] In one embodiment, the number of target impedance networks is Target length and, The predetermined target number of times, The constraint length of error correction coding, The length of the information bit sequence, It is determined by upper-layer configuration signaling and at least one of the following.

[0132] In one embodiment, error correction coding is performed. Low-density parity-check coding and Polarization coding and, Reed-Solomon coding and, Tail-biting convolutional coding and, It includes turbo coding and at least one of the following.

[0133] In one embodiment, the target length includes at least one of 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, and 12.

[0134] In one embodiment, the preset target number of times includes at least one of 4, 5, 6, 7, 8, 12, 16, 24, 32, 48, and 64.

[0135] In one embodiment, if the error correction coding includes convolutional coding, the constraint length of the convolutional coding includes at least one of 7, 8, 9, 10, and 11.

[0136] In one embodiment, the number of target impedance networks includes at least one of 2, 4, 8, 16, or 32.

[0137] In one embodiment, the target length, the number of preset target counts, the number of target impedance networks, and the type of error correction coding were described in detail in each of the above embodiments. However, the only difference between each of the above embodiments and this embodiment is the implementing entity, with one being the transmitting side and the other the receiving side. Therefore, the relevant embodiments in this embodiment correspond to the above embodiments, and to avoid redundancy, the description of the target length, the number of preset target counts, the number of target impedance networks, and the type of error correction coding is omitted.

[0138] Furthermore, as shown in Figure 16, one embodiment of the present invention further discloses an electronic device 900 which includes at least one processor 910 and at least one memory 920 for storing at least one program, the at least one program, when executed by the at least one processor 910, implements the data processing method in any of the embodiments described above.

[0139] Furthermore, one embodiment of the present invention further discloses a computer-readable storage medium that stores computer-executable instructions for executing the data processing method in any of the above embodiments.

[0140] Furthermore, one embodiment of the present application further discloses a computer program product which includes a computer program or computer instruction, the computer program or computer instruction being stored in a computer-readable storage medium, and the processor of a computer device reads the computer program or computer instruction from the computer-readable storage medium, and the processor executes the computer program or computer instruction, thereby causing the computer device to execute the data processing method in any of the embodiments described above.

[0141] All or part of the steps in the methods disclosed above, the system may be implemented as software, firmware, hardware, or a suitable combination thereof. Some or all of the physical components may be implemented as software executed by a processor such as a central processor, a digital signal processor, or a microprocessor, or as hardware, or as an integrated circuit such as an application-specific integrated circuit. Such software may be distributed on computer-readable media, which may include computer storage media (or non-temporary media) and communication media (or temporary media). As is well known to those skilled in the art, the term computer storage media includes volatile and non-volatile, removable and non-removable media implemented in any method or technique for storing information (e.g., computer-readable instructions, data structures, program modules, or other data). Computer storage media include, but are not limited to, RAM, ROM, EEPROM, flash memory or other memory technologies, CD-ROM, digital versatile disk (DVD) or other optical disk storage devices, magnetic cartridges, magnetic tapes, magnetic disk storage devices or other magnetic storage devices, or any other media that can be used to store desired information and can be accessed by a computer. Furthermore, it is well known to those skilled in the art that communication media may include any information distribution medium, typically containing computer-readable instructions, data structures, program modules, or other data in modulated data signals such as carrier waves or other transmission mechanisms.

Claims

1. A data processing method performed by an electronic device, For each second bit of the acquired information bit sequence, the second bit is convolved to obtain a first encoded bit sequence of the target length. The steps include repeatedly extending the first encoded bit sequence to obtain a second encoded bit sequence, The step includes transmitting the second encoded bit sequence to the receiving side, The step of repeatedly extending the first encoded bit sequence to obtain a second encoded bit sequence is: For each first bit of the first encoded bit sequence, another first bit is repeatedly generated until a preset target number of times is reached, obtaining a bit sequence containing multiple first bits, and the second encoded bit sequence is sequentially generated based on each bit sequence, or The process includes repeatedly generating a first coded bit sequence of a different target length until a predetermined target number of times is reached, obtaining a plurality of the first coded bit sequences, and sequentially generating the second coded bit sequence based on the plurality of the first coded bit sequences. A data processing method wherein the target length is determined by the number of pre-set target repetitions, or by the number of pre-set target repetitions, the length of the information bit sequence, and the total number of bits transmitted, or the number of pre-set target repetitions is determined by the target length, or by the target length, the length of the information bit sequence, and the total number of bits transmitted.

2. The step of transmitting the second encoded bit sequence to the receiving side is: The steps include determining the target impedance network from the second coded bit sequence, The data processing method according to claim 1, comprising the step of transmitting the second encoded bit sequence to a receiver using the target impedance network.

3. The target length includes at least one of 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, and / or The data processing method according to claim 1, wherein the preset target number of times includes at least one of 4, 5, 6, 7, 8, 12, 16, 24, 32, 48, and 64.

4. The data processing method according to claim 2, wherein the number of target impedance networks is determined by upper-layer configuration signaling.

5. The data processing method according to claim 1, wherein the constraint length of the convolutional coding includes at least one of 7, 8, 9, 10, and 11.

6. The number of target impedance networks includes at least one of 2, 4, 8, 16, or 32, and / or The data processing method according to claim 2, wherein, if there are multiple target impedance networks, the network parameters of any two of the target impedance networks are different.

7. A data processing method performed by an electronic device, The steps include receiving the second encoded bit sequence transmitted by the sender, The steps include: obtaining a first encoded bit sequence by performing a reverse iterative process on the second encoded bit sequence; The process includes the step of convolving and decoding the first encoded bit sequence to obtain an information bit sequence, The second encoded bit sequence is obtained by the transmitting side performing a first or second operation on the first encoded bit sequence of target length, and the first encoded bit sequence is obtained by the transmitting side convolving each second bit of the information bit sequence acquired by the transmitting side. The first operation includes repeatedly generating another first bit for each first bit of the first encoded bit sequence until a preset target number of times is reached, obtaining a bit sequence containing a plurality of first bits, and sequentially generating the second encoded bit sequence based on each bit sequence. The second operation includes repeatedly generating a first coded bit sequence of a different target length until a predetermined target number of times is reached, obtaining a plurality of the first coded bit sequences, and sequentially generating the second coded bit sequence based on the plurality of the first coded bit sequences. A data processing method wherein the target length is determined by the number of pre-set target repetitions, or by the number of pre-set target repetitions, the length of the information bit sequence, and the total number of bits transmitted, or the number of pre-set target repetitions is determined by the target length, or by the target length, the length of the information bit sequence, and the total number of bits transmitted.

8. The step of obtaining the first encoded bit sequence by performing a reverse iterative process on the second encoded bit sequence is: The data processing method according to claim 7, comprising the step of performing a reverse iterative process on the second encoded bit sequence based on a predetermined target length and a predetermined target number of times to obtain the first encoded bit sequence.

9. The step of convolutional decoding the first encoded bit sequence to obtain the information bit sequence is: The data processing method according to claim 7, comprising the step of convolving and decoding the first encoded bit sequence based on a predetermined target length, the constraint length of the convolutional coding, and the length of the information bit sequence to obtain the information bit sequence.

10. The step of obtaining the first encoded bit sequence by performing a reverse iterative process on the second encoded bit sequence is: If the second encoded bit sequence includes a plurality of bit sequences, and each bit sequence includes a plurality of first bits, the steps include: extracting a plurality of first bits from each bit sequence in the second encoded bit sequence, and sequentially generating the first encoded bit sequence based on the plurality of first bits; The data processing method according to claim 7, comprising at least one of the following steps: if the second encoded bit sequence includes a plurality of the first encoded bit sequences, dividing and combining the second encoded bit sequences to obtain the first encoded bit sequence.

11. The step of receiving the second encoded bit sequence transmitted by the sender is: The data processing method according to claim 7, comprising the step of receiving a second coded bit sequence transmitted by the transmitting side in accordance with a predetermined number of target impedance networks.

12. The target length includes at least one of 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, and / or The data processing method according to claim 7, wherein the predetermined target number of repetitions includes at least one of 4, 5, 6, 7, 8, 12, 16, 24, 32, 48, and 64.

13. The data processing method according to claim 11, wherein the number of target impedance networks is determined by upper-layer configuration signaling.

14. The data processing method according to claim 7, wherein the constraint length of the convolutional coding includes at least one of 7, 8, 9, 10, and 11.

15. The number of target impedance networks includes at least one of 2, 4, 8, 16, or 32, and / or The data processing method according to claim 11, wherein, if there are multiple target impedance networks, the network parameters of any two of the target impedance networks are different.

16. At least one processor, It includes at least one memory for storing at least one program, An electronic device wherein at least one of the programs, when executed by at least one of the processors, realizes the data processing method according to any one of claims 1 to 15.

17. A computer-readable storage medium storing a processor-executable program for realizing the data processing method described in any one of claims 1 to 15, when executed by a processor.

Citation Information

Patent Citations

  • Article information display system using electronic control tags

    JP1998512056A

  • Wireless power transmission device and wireless power transmission system

    JP2012200085A

  • Receiving apparatus and communication system

    US20220131565A1

  • Variable rate transmitting method, and transmitter and receiver using it

    WO1996026582A1

  • Signal transmitting and receiving device and method of mobile communication system

    WO2006011699A1