Method, apparatus and program for detecting anomalies in process equipment by integrating multiple anomaly detection techniques
KR103003091B1Active Publication Date: 2026-08-11AIBIZ CO LTD
Patent Information
- Application Number
- KR1020240059254
- Authority / Receiving Office
- KR · KR
- Patent Type
- Patents
- Current Assignee / Owner
- Filing Date
- 2024-05-03
- Publication Date
- 2026-08-11
- Estimated Expiration
- 2043-10-19
Smart Images

Figure 112024048748629-PAT00010_ABST
Abstract
A method for detecting anomalies in process equipment by integrating a plurality of anomaly detection techniques according to various embodiments of the present invention is disclosed. The method may include: a step of collecting Bin data, Parametric Characteristic Monitoring (PCM) data, a plurality of wafer maps, and Fault Detection and Classification (FDC) data collected from process equipment; a step of extracting a predetermined number of specific Bin data in order of highest defect rate based on the Bin data; a step of extracting specific components in which specification defects or control defects have occurred based on the PCM data; a step of classifying patterns of each of the plurality of wafer maps based on the plurality of wafer maps and extracting at least one specific defective device corresponding to the classified pattern; a step of extracting whether there is a defect regarding abnormal operation of the process equipment based on the FDC data; and a step of integrating and providing results extracted based on the Bin data, the PCM data, the plurality of wafer maps, and the FDC data, respectively.
Need to check novelty before this filing date? Find Prior Art
Citation Information
Patent Citations
Method of manufacturing a semiconductor package
KR1020190043321A
Method for Fault Detection and Fault Diagnosis in Semiconductor Manufacturing Process
KR1020210102170A
Method and apparatus for predicting fault types of wafers based on clusters
KR1020220041710A
Wafer Bin Map-Based Root Cause Analysis
KR1020230002862A
Grouping of wafer-level spatial signatures using transfer learning.
KR1020230056698A