Semiconductor package with high routing density patch

TW202630984APending Publication Date: 2026-07-16AMKOR TECH SINGAPORE HLDG PTE LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
AMKOR TECH SINGAPORE HLDG PTE LTD
Filing Date
2016-04-14
Publication Date
2026-07-16

Smart Images

  • Figure TWG2TA001069403_001
    Figure TWG2TA001069403_001
  • Figure TWG2TA001069403_002
    Figure TWG2TA001069403_002
  • Figure TWG2TA001069403_003
    Figure TWG2TA001069403_003
Patent Text Reader

Abstract

Methods and systems for a semiconductor package with high routing density routing patch are disclosed and may include a semiconductor die bonded to a substrate and a high routing density patch bonded to the substrate and to the semiconductor die, wherein the high routing density patch comprises a denser trace line density than the substrate. The high routing density patch can be a silicon-less-integrated module (SLIM) patch, comprising a BEOL portion, and can be TSV-less. Metal contacts may be formed on a second surface of the substrate. A second semiconductor die may be bonded to the substrate and to the high routing density patch. The high routing density patch may provide electrical interconnection between the semiconductor die. The substrate may be bonded to a silicon interposer. The high routing density patch may have a thickness of
Need to check novelty before this filing date? Find Prior Art