Non-adjacent connection of high-bandwidth memory chiplets, I / O chiplets, and compute chiplets through embedded logic bridges

TW202632508APending Publication Date: 2026-08-01OPENAI OPCO LLC
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
OPENAI OPCO LLC
Filing Date
2025-10-01
Publication Date
2026-08-01

Smart Images

  • Figure TWG2TA001070643_001
    Figure TWG2TA001070643_001
  • Figure TWG2TA001070643_002
    Figure TWG2TA001070643_002
  • Figure TWG2TA001070643_003
    Figure TWG2TA001070643_003
Patent Text Reader

Abstract

communication circuits that drive communication signals longer distances without fading below the detection threshold of the receiver. The longer high-speed communication distances enable more HBM chiplets to connect to a compute chiplet (and other chiplets, such as I / O or other compute chiplets) to support computational workloads in high-performance computing and machine learning / artificial intelligence, which depend on access to large amounts of memory for efficient operations.
Need to check novelty before this filing date? Find Prior Art