Electronic device

The pixel circuit stabilizes the gate-source voltage using series-connected capacitors to mitigate IR-drop, maintaining consistent drive current and preventing brightness shift, addressing the limitations of existing pixel circuits.

TW202632627APending Publication Date: 2026-08-01INNOLUX CORP
0 Cites 0 Cited by

Patent Information

Application Number
TW114104434
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-01-16
Filing Date
2025-02-06
Publication Date
2026-08-01

AI Technical Summary

Technical Problem

Existing pixel circuits face issues with brightness shift due to source voltage drops (IR-drop) affecting the drive current, which is not effectively mitigated by widening the wiring at the source of the driving transistor due to layout limitations.

Method used

The pixel circuit incorporates a series connection of first and second capacitors to maintain the gate-source voltage of the driving transistor, using transistors and capacitors to stabilize the voltage during data programming and emission periods, thereby compensating for IR-drop.

Benefits of technology

The solution effectively maintains the gate-source voltage, preventing brightness shift and ensuring consistent drive current, even with IR-drop, by utilizing the equivalent capacitance formed by the series-connected capacitors.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader

Abstract

An electronic device is proposed. The electronic device includes a first transistor, a second transistor, a third transistor, a fourth transistor, a first capacitor, a second capacitor, and a tunable component. The second transistor is coupled to the control terminal of the first transistor. The first capacitor is coupled between the first terminal of the first transistor and the second transistor. The second capacitor is coupled between the control terminal of the first transistor and the second transistor. The first capacitor and the second capacitor are connected in series between the first terminal and the control terminal of the first transistor. The third transistor is coupled to a first node between the second capacitor and the control terminal of the first transistor, and configured to receive a first voltage. The fourth transistor is coupled to a second node between the second capacitor and the second transistor.
Need to check novelty before this filing date? Find Prior Art