Bit cell including read port and write port
TW202632658APending Publication Date: 2026-08-01SAMSUNG ELECTRONICS CO LTD
View PDF 0 Cites 0 Cited by
Patent Information
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Filing Date
- 2025-09-05
- Publication Date
- 2026-08-01
Smart Images

Figure TWG2TA001070345_001 
Figure TWG2TA001070345_002 
Figure TWG2TA001070345_003
Abstract
A bit cell including a read port and a write port, comprises a plurality of active regions spaced apart from each other in parallel in a first direction and extending in a second direction perpendicular to the first direction; and a plurality of gates spaced apart from each other in parallel in the second direction, extending in the first direction, and arranged in at least one of the plurality of active regions to each form a transistor. The read port includes a read pass transistor and a read pull-down transistor. The write port includes a first pass transistor, a second pass transistor, a first pull-down transistor, a second pull-down transistor, a first pull-up transistor, and a second pull-up transistor. The read pass transistor, the read pull-down transistor, the first pass transistor, and the first pull-down transistor share one active region.
Need to check novelty before this filing date? Find Prior Art