Memory system, memory device, and method for controlling memory device

TW202632668APending Publication Date: 2026-08-01KIOXIA CORP
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Filing Date
2025-07-22
Publication Date
2026-08-01

Smart Images

  • Figure TWG2TA001070214_001
    Figure TWG2TA001070214_001
  • Figure TWG2TA001070214_002
    Figure TWG2TA001070214_002
  • Figure TWG2TA001070214_003
    Figure TWG2TA001070214_003
Patent Text Reader

Abstract

This invention suppresses the decline in reliability of memory systems and improves operating speed. One embodiment of the memory system includes a memory device and a memory controller. The memory device comprises a plurality of memory cells, and the memory controller is configured to cause the memory device to perform a plurality of read operations using a plurality of read levels set at equal intervals during a tracking operation. Using the number of active cells in each of the plurality of read operations based on the plurality of read levels set at equal intervals, a plurality of first-bit counts are calculated. Using the plurality of first-bit counts, second-bit counts and third-bit counts corresponding to a fourth voltage range and a fifth voltage range, each containing a third voltage range and having distinct voltage widths, are calculated.
Need to check novelty before this filing date? Find Prior Art