Semiconductor device and methods of formation
TW202633145APending Publication Date: 2026-08-01TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by
Patent Information
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Filing Date
- 2025-06-26
- Publication Date
- 2026-08-01
Smart Images

Figure TWG2TA001070166_001 
Figure TWG2TA001070166_002 
Figure TWG2TA001070166_003
Abstract
A layer of conductive material is formed above a bottom-most layer of interconnect structures in an interconnect layer of a semiconductor device, and the layer of conductive material is etched to define the bottom-most layer of metallization structures from the layer of conductive material. To reduce contact resistance between the bottom-most layer of interconnect structures and the bottom-most layer of metallization structures in the interconnect layer, an adhesion layer may be formed in a selective manner so that the adhesion layer is formed only on an underlying dielectric layer and not on the bottom-most layer of interconnect structures. Selective deposition of the adhesion layer may be achieved using a blocking layer that is selectively formed on the bottom-most layer of interconnect structures.
Need to check novelty before this filing date? Find Prior Art