Display having gradually mixed micro LED chips

TW202633232APending Publication Date: 2026-08-01RAYLEIGH VISION INTELLIGENCE CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
RAYLEIGH VISION INTELLIGENCE CO LTD
Filing Date
2025-01-16
Publication Date
2026-08-01

Smart Images

  • Figure TWG2TA001069505_001
    Figure TWG2TA001069505_001
  • Figure TWG2TA001069505_002
    Figure TWG2TA001069505_002
  • Figure TWG2TA001069505_003
    Figure TWG2TA001069505_003
Patent Text Reader

Abstract

A display having gradually mixed micro LED chips is provided. The display comprises a substrate and a plurality of micro LED chips. The substrate comprises at least one main region, wherein the at least one main region comprises a plurality of sub regions which are arranged along a first direction. Each of the sub regions extends along a second direction perpendicular to the first direction. The plurality of micro LED chips respectively attributed to a plurality of groups according to a plurality of grades in an optical characteristic. The plurality of chip groups are respectively disposed within the plurality of sub regions based on the sequence of the plurality of grades.
Need to check novelty before this filing date? Find Prior Art

Claims

1. A display of a gradient hybrid micro-light-emitting diode (LED) chip, comprising: a substrate including at least one main region, wherein the main region includes a plurality of secondary regions arranged along a first direction, each of the secondary regions extending along a second direction perpendicular to the first direction; and a plurality of micro-light-emitting diode (LED) chips, which are respectively assigned to a plurality of chip groups according to a plurality of optical characteristic levels, the plurality of chip groups being disposed in the plurality of secondary regions according to the order of the plurality of levels; wherein the optical characteristic is brightness or wavelength range.

2. The display of the gradient hybrid micro light-emitting diode chip as claimed in claim 1, wherein the at least one main region includes a first main region and a second main region, wherein the plurality of chip groups are disposed in a plurality of secondary regions of the first main region along the first direction in an ascending order of the plurality of levels, and the plurality of chip groups are disposed in a plurality of secondary regions of the second main region along the first direction in a descending order of the plurality of levels.

3. The display of the gradient hybrid micro light-emitting diode chip as claimed in claim 1, wherein the at least one main region includes a first main region and a second main region, wherein the plurality of chip groups are disposed in a plurality of secondary regions of the first main region along the first direction in descending order of the plurality of levels, and the plurality of chip groups are disposed in a plurality of secondary regions of the second main region along the first direction in ascending order of the plurality of levels.

4. A display of a gradient hybrid micro light-emitting diode chip as described in claim 2 or 3, wherein the first principal region and the second principal region have the same area.

5. A display of a gradient hybrid micro-light-emitting diode chip as claimed in claim 1, wherein the plurality of secondary regions have the same area.

6. A display of gradient hybrid micro-light-emitting diode chips as claimed in claim 1, wherein the micro-light-emitting diode chips in each of the secondary regions have the same grade.

7. A display of a gradient hybrid micro-light-emitting diode (LED) chip, comprising: a substrate including at least one main region, wherein the main region includes a plurality of secondary regions arranged along a first direction, each of the secondary regions extending along a second direction perpendicular to the first direction, and the secondary region including a plurality of sub-regions arranged in a matrix; and a plurality of micro-light-emitting diode (LED) chips, which are respectively classified into a plurality of chip groups according to a plurality of optical or electrical characteristic levels, the plurality of chip groups being regularly disposed in the plurality of sub-regions of the plurality of secondary region; wherein a portion of the plurality of micro-light-emitting diode (LED) chips is disposed in each sub-region of the secondary region closest to the starting point of the first direction, wherein the level of each of the micro-light-emitting diode (LED) chips in the portion increases along the first direction and decreases along the second direction; Along the first direction, in each sub-region adjacent to the preceding secondary region, there is another portion of the plurality of micro-light-emitting diode (LED) chips. In this other portion, the micro-LED chips have a rear relative maximum level and a rear relative minimum level. The rear relative maximum level is greater than the front relative maximum level in the preceding secondary region, and the micro-LED chip with the rear relative maximum level is located at the same position in the sub-region as the micro-LED chip with the front relative minimum level in the preceding secondary region.

8. A display of gradient hybrid micro-light-emitting diode chips as described in claim 7, wherein the levels and arrangement rules of the other micro-light-emitting diode chips in the preceding and subsequent secondary regions are the same.

9. A display of a gradient hybrid micro light-emitting diode chip as described in claim 7, wherein the optical characteristic is brightness or wavelength range.

10. A display of a gradient hybrid micro light-emitting diode chip as described in claim 7, wherein the electrical characteristic is a driving current.