Semiconductor package having low side field-effect transistor chips of different sizes and method of making the same

TW202633497APending Publication Date: 2026-08-01ALPHA & OMEGA SEMICON INT LP
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
ALPHA & OMEGA SEMICON INT LP
Filing Date
2025-12-11
Publication Date
2026-08-01

Smart Images

  • Figure TWG2TA001071443_002
    Figure TWG2TA001071443_002
Patent Text Reader

Abstract

A semiconductor package comprises a lead frame, a high side chip, a first low side chip, a second low side chip, a first metal clip, a second metal clip, an integrated circuit (IC), and a molding encapsulation. A method comprises the steps of providing a lead frame; mounting a high side chip, a first low side chip, and a second low side chip; mounting a first metal clip and a second metal clip; mounting an IC; forming a molding encapsulation; and applying a singulation process.
Need to check novelty before this filing date? Find Prior Art