Wave layout for high electron mobility transistors

TW202634954APending Publication Date: 2026-08-16ALPHA & OMEGA SEMICON INT LP
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115102441
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-02-04
Filing Date
2026-01-21
Publication Date
2026-08-16

Smart Images

  • Figure TWG2TA001073397_001
    Figure TWG2TA001073397_001
  • Figure TWG2TA001073397_002
    Figure TWG2TA001073397_002
  • Figure TWG2TA001073397_003
    Figure TWG2TA001073397_003
Patent Text Reader

Abstract

A semiconductor device is disclosed. The device includes a semiconductor substrate, a semiconductor spacer layer, and a semiconductor barrier layer. The spacer layer is located between the substrate and barrier layer. The spacer layer and barrier layer support formation of a two-dimensional electron gas (2DEG) proximate a heterojunction between the spacer and barrier layers. A high electron mobility transistor (HEMT) structure is formed on the barrier layer. Each cell of the HEMT structure has source contacts between first and second gate structures. The source contacts are island structures rather than continuous stripes. Island structures in adjacent cells are staggered with respect to each other along a width direction. The gate structures divert around the island structures to keep substantially constant spacing from source contacts and to keep substantially constant spacing between corresponding gate structures in cells adjacent to each other along the length direction.
Need to check novelty before this filing date? Find Prior Art