Semiconductor memory devices and their manufacturing methods

TW202636756APending Publication Date: 2026-09-01KIOXIA CORP
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114128708
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-02-18
Filing Date
2025-07-29
Publication Date
2026-09-01

Smart Images

  • Figure TWG2TA001074240_001
    Figure TWG2TA001074240_001
  • Figure TWG2TA001074240_002
    Figure TWG2TA001074240_002
  • Figure TWG2TA001074240_003
    Figure TWG2TA001074240_003
Patent Text Reader

Abstract

A semiconductor memory device capable of suppressing fragmentation of a memory cell array and a method for manufacturing the same are provided. The semiconductor memory device according to this embodiment comprises: a first laminate, wherein a plurality of first conductive layers and a plurality of first insulating layers are alternately laminated one layer at a time in a first direction; a pillar, comprising a semiconductor layer extending in the first direction within the first laminate; a first material layer disposed within a slit, the slit penetrating the first laminate in the first direction and extending in a second direction intersecting the first direction; a second conductive layer disposed at one end of the slit; and a second material layer disposed within the first material layer from one end of the slit, wherein the sidewalls of the first and second material layers have conical surfaces inclined in opposite directions at a first cross-section orthogonal to the second direction.
Need to check novelty before this filing date? Find Prior Art