Method for performing intra-SIMD data movement for lane-wise operated single instruction, multiple data (SIMD) coprocessors

TW202638246APending Publication Date: 2026-09-16QUALCOMM INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115101892
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-02-28
Filing Date
2026-01-16
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001077068_001
    Figure TWG2TA001077068_001
  • Figure TWG2TA001077068_002
    Figure TWG2TA001077068_002
  • Figure TWG2TA001077068_003
    Figure TWG2TA001077068_003
Patent Text Reader

Abstract

A processing system includes a first single instruction multiple data (SIMD) coprocessor including a first plurality of SIMD registers. Each of the first plurality of SIMD registers including a first plurality of SIMD lanes, the first SIMD coprocessor configured to: move data from a SIMD register of the plurality of SIMD registers to a memory independent of a cross-lane operation occurring between the first plurality of SIMD lanes of the SIMD register. The processing system includes a second SIMD coprocessor including a second plurality of SIMD registers. Each of the second plurality of SIMD registers including a second plurality of SIMD lanes, the second SIMD coprocessor configured to: move the data from the memory to a SIMD register of the second plurality of SIMD registers; perform movement operations on the data that involve cross-lane operations between the second plurality of SIMD lanes of the SIMD register.
Need to check novelty before this filing date? Find Prior Art