Method for managing memory device and associated memory device

TW202638255APending Publication Date: 2026-09-16SILICON MOTION INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115120618
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2009-05-25
Filing Date
2009-07-17
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001077400_001
    Figure TWG2TA001077400_001
  • Figure TWG2TA001077400_002
    Figure TWG2TA001077400_002
  • Figure TWG2TA001077400_003
    Figure TWG2TA001077400_003
Patent Text Reader

Abstract

A method for managing a memory apparatus comprising at least one non-volatile (NV) memory element comprises: providing at least one block of the memory apparatus with at least one local page address linking table, wherein the local page address linking table comprises linking relationships between physical page addresses and logical page addresses of a plurality of pages; and building a global page address linking table of the memory apparatus according to the local page address linking table.
Need to check novelty before this filing date? Find Prior Art