Semiconductor device and fabricating method thereof
TW202638789APending Publication Date: 2026-09-16TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- TW114128457
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2025-05-30
- Filing Date
- 2025-07-28
- Publication Date
- 2026-09-16
Smart Images

Figure TWG2TA001076214_001 
Figure TWG2TA001076214_002 
Figure TWG2TA001076214_003
Abstract
An integrated circuit includes a complimentary field effect transistor (CFET). The CFET includes a first transistor including a pair of first source / drain regions and a plurality of stacked first channels extending in the first lateral direction between the pair of first source / drain regions. The CFET includes a second transistor above the first transistor and including a pair of second source / drain regions and a plurality of stacked second channels extending in the first lateral direction between the pair of second source / drain regions. The CFET includes gate spacer layers defining a gate trench adjacent to the second channels and a gate metal in the gate trench and between the second channels. The gate metal has a first length in the first lateral direction in the gate trench and a second length in the first lateral direction between the second channels. The first length is greater than the second length.
Need to check novelty before this filing date? Find Prior Art
