Foreline for semiconductor processing

TW202638923APending Publication Date: 2026-09-16LAM RES CORP
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114141347
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2024-11-01
Filing Date
2025-10-27
Publication Date
2026-09-16

Smart Images

  • Figure TWG2TA001076353_001
    Figure TWG2TA001076353_001
  • Figure TWG2TA001076353_002
    Figure TWG2TA001076353_002
  • Figure TWG2TA001076353_003
    Figure TWG2TA001076353_003
Patent Text Reader

Abstract

A semiconductor processing system is provided with a processing chamber defining an interior volume, a plurality of exhaust ports in a bottom of the chamber, and a foreline network fluidically connected to the exhaust ports and the interior volume, configured to receive process gases from the interior volume, and having a first branch extending from a first exhaust port and terminating at a first junction, a second branch extending from a second exhaust port and terminating at the first junction, and a third branch extending from, and downstream of, the first junction and configured to fluidically connect with an exhaust. The third branch is downstream of the first branch, second branch, and the first junction, the first branch, the second branch, and the third branch has aluminum tubing with nickel-plating, and the nickel-plating is on interior surfaces of the first branch, second branch, and third branch.
Need to check novelty before this filing date? Find Prior Art