Container-based instruction set

TW202640377APending Publication Date: 2026-10-01ARM LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW115101129
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-01-30
Filing Date
2026-01-12
Publication Date
2026-10-01

Smart Images

  • Figure TWG2TA001079007_001
    Figure TWG2TA001079007_001
  • Figure TWG2TA001079007_002
    Figure TWG2TA001079007_002
  • Figure TWG2TA001079007_003
    Figure TWG2TA001079007_003
Patent Text Reader

Abstract

An apparatus comprises: front end circuitry configured to fetch and decode instructions; and processing circuitry configured to perform data processing operations in response to instructions fetched and decoded by the front end circuitry. In a container-based instruction set mode for processing instructions from a fixed-length instruction set for which each instruction of the fixed-length instruction set is encoded using the same number of functional bits representing functionality of the instruction, the front end circuitry is configured to decode the instructions according to an encoding scheme in which each instruction is required to meet an architectural encoding constraint requiring that, for a given instruction processed in the container-based instruction set mode: the given instruction is one of a plurality of instructions encoded fully within a C-bit container, where C is a fixed power-of-2 integer; each instruction has W functional bits, where W is a fixed non-power-of-2 integer; and no valid instruction is allowed to cross a boundary between C-bit containers. The front end circuitry supports a branch operation specifying as a branch target any one of the plurality of instructions encoded within a given C-bit container.
Need to check novelty before this filing date? Find Prior Art