Equalizer circuit and calibration method therefor

Abstract

An equalizer circuit including a first summing circuit, a second summing circuit, a first sampler circuit, a second sampler circuit, and a multiplexer is provided. The first sampler circuit generates a first sampled signal which is weighted to generate a second feedback signal. The second sampler circuit generates a second sampled signal which is weighted to generate a first feedback signal. The multiplexer generates a polarity indication signal based on one of the first sampled signal and the second sampled signal. The equalizer circuit performs a first calibration operation to compensate for a first offset voltage of the equalizer circuit based on a preset threshold voltage, and performs a second calibration operation to compensate for a second offset voltage of the equalizer circuit based on the weight value used for generating the first feedback signal, the weight value used for generating the second feedback signal, and the polarity indication signal.

Images